参数资料
型号: WJLXT361LEA2
厂商: INTEL CORP
元件分类: 数字传输电路
英文描述: DATACOM, PCM TRANSCEIVER, PQFP44
封装: 10 X 10MM, LQFP-44
文件页数: 3/55页
文件大小: 1045K
代理商: WJLXT361LEA2
Integrated T1/E1 LH/SH Transceiver for DS1/DSX-1 or PRI Applications — LXT361
Datasheet
11
97
RD/DS
DI
Read. On an Intel bus, driving RD Low commands a LXT361 register read
operation.
Data Strobe. On a Motorola bus, DS goes Low when data is being driven
on the address/data bus. Data is valid on the rising edge of DS.
10
11
9
10
AD6
AD7
DI/O
Address/Data Bus 6 and 7. Used with AD0 - AD5 to form the address/
data bus. Conforms to Intel and Motorola multiplexed address/data bus
specifications.
12
13
WR / R/W
DI
Write. On an Intel bus, driving WR Low commands a LXT361 register write
operation.
Read/Write. On a Motorola bus, driving R/W High commands a LXT361
register read operation; driving it Low commands a write operation.
13
16
15
19
TTIP
TRING
AO
Transmit Tip and Ring. Differential driver output pair designed to drive a
50 - 200
Ω load. The transformer and line matching resistors should be
selected to give the desired pulse height and return loss performance. See
14
16
TGND
-
Ground return for the transmit driver power supply TVCC.
15
18
TVCC
-
+5 VDC Power Supply for the transmit drivers. TVCC must not vary from
VCC by more than ± 0.3 V.
17
20
CS
DI
Chip Select. During a read or write operation, CS must remain Low. See
Figure 16 and Figure 17 for timing requirements.
In the case of a single processor controlling several chips, this line is used
to select a specific transceiver.
18
21
INT
DO
Interrupt. INT goes Low to flag the host when LOS, AIS, NLOOP, QRSS,
DFMS or DFMO bits changes state, or when an elastic store overflow or
underflow occurs. To identify the specific interrupt, read the Performance
Status Register (PSR). To clear or mask an interrupt, write a one to the
appropriate bit in the Interrupt Clear Register (ICR). To re-enable the
interrupt, write a zero. INT is an open drain output that must be
connected to VCC through a pull-up resistor.
19
20
24
25
RTIP
RRING
AI
Receive Tip and Ring. The Alternate Mark Inversion (AMI) signal received
from the line is applied at these pins. A 1:1 transformer is required. Data
and clock recovered from RTIP/RRING are output on the RPOS/RNEG (or
RDATA in Unipolar mode), and RCLK pins.
21
27
VCC
-
+5 VDC Power Supply for all circuits except the transmit drivers. Transmit
drivers are supplied by TVCC.
Table 3.
LXT361 Signal Descriptions (Continued)
Pin #
Symbol
I/O1
Description
PLCC
QFP
1. DI = Digital Input; DO = Digital Output; DI/O = Digital Input/Output; AI = Analog Input; AO = Analog Output.
相关PDF资料
PDF描述
WJLXT361LEA2 DATACOM, PCM TRANSCEIVER, PQFP44
WJLXT384LEB1 DATACOM, PCM TRANSCEIVER, PQFP144
WJLXT384LEB1 DATACOM, PCM TRANSCEIVER, PQFP144
WJLXT385LEB1 DATACOM, PCM TRANSCEIVER, PQFP144
WJLXT385LEB1 DATACOM, PCM TRANSCEIVER, PQFP144
相关代理商/技术参数
参数描述
WJLXT380LE.B4 功能描述:IC 8-PORT E1 TRANSCEIVER 144LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC(0.295",7.50mm 宽) 供应商设备封装:16-SOIC 包装:带卷 (TR)
WJLXT381LE.B4 功能描述:IC 8-PORT E1 TRANSCEIVER 144LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC(0.295",7.50mm 宽) 供应商设备封装:16-SOIC 包装:带卷 (TR)
WJLXT384LE.B1 功能描述:IC TXRX 8PORT T1/E1/J1 144-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC(0.295",7.50mm 宽) 供应商设备封装:16-SOIC 包装:带卷 (TR)
WJLXT386LE.B2 功能描述:IC TRANS QUAD T1/E1/J1 100-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:25 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:4.5 V ~ 5.5 V 安装类型:通孔 封装/外壳:16-DIP(0.300",7.62mm) 供应商设备封装:16-PDIP 包装:管件
WJLXT6155LE.B5 制造商:Intel 功能描述:SONET/SDH/ATM Transceiver 1TX 1RX 64-Pin LQFP