参数资料
型号: WJLXT361LEA2
厂商: INTEL CORP
元件分类: 数字传输电路
英文描述: DATACOM, PCM TRANSCEIVER, PQFP44
封装: 10 X 10MM, LQFP-44
文件页数: 5/55页
文件大小: 1045K
代理商: WJLXT361LEA2
Integrated T1/E1 LH/SH Transceiver for DS1/DSX-1 or PRI Applications — LXT361
Datasheet
13
3.0
Functional Description
The LXT361 is a fully integrated, PCM transceiver for Long- or Short-Hual, 1.544 Mbps (T1) or
2.048 Mbps (E1) applications allowing full-duplex transmission of digital data over existing
twisted-pair installations. The device interfaces with two twisted-pair lines (one pair each for
transmit and receive) through standard pulse transformers and appropriate resistors.
The figure on the front page of this data sheet shows a block diagram of the LXT361. Control of
the chip is via the 8-bit parallel microprocessor port. Stand-alone operation is not supported.
The LXT361 provides a high-precision, crystal-less Jitter Attenuator (JA). The user may place the
JA in the transmit or receive path, or bypass it completely.
The transceiver meets or exceeds FCC, ANSI, and AT&T specifications for CSU and DSX-1
applications, as well as ITU and ETSI requirements for E1 ISDN PRI applications.
3.1
Initialization
During power up, the transceiver remains static until the power supply reaches approximately 3 V.
Upon crossing this threshold, the device begins a 32 ms reset cycle to calibrate the Phase Lock
Loops (PLL). The transceiver uses a reference clock to calibrate the PLLs: the transmitter reference
is TCLK, and the receiver reference clock is MCLK. MCLK is mandatory for chip operation and
must be independent, free running, and jitter free.
3.1.1
Reset Operation
A reset operation initializes the status and state machines for the LOS, AIS, NLOOP, and QRSS
blocks. Writing a 1 to the bit CR2.RESET commands a reset which clears all registers to 0. Allow
32 ms for the device to settle.
3.2
Transmitter
3.2.1
Transmit Digital Data Interface
Input data for transmission onto the line is clocked serially into the device at the TCLK rate. TPOS
and TNEG are the bipolar data inputs. In Unipolar mode, the TDATA pin accepts unipolar data.
Input data may pass through either the Jitter Attenuator or B8ZS/HDB3 encoder or both. Setting
CR1.ENCENB = 1 enables B8ZS/HDB3 encoding. With zero suppression enabled, Control
Register #1 (CR1) bits EC1 through EC4 determine the coding scheme as listed in Table 8 on
TCLK supplies input synchronization. See the Figure 14 on page 41 for the transmit timing
requirements for TCLK and the Master Clock (MCLK).
相关PDF资料
PDF描述
WJLXT361LEA2 DATACOM, PCM TRANSCEIVER, PQFP44
WJLXT384LEB1 DATACOM, PCM TRANSCEIVER, PQFP144
WJLXT384LEB1 DATACOM, PCM TRANSCEIVER, PQFP144
WJLXT385LEB1 DATACOM, PCM TRANSCEIVER, PQFP144
WJLXT385LEB1 DATACOM, PCM TRANSCEIVER, PQFP144
相关代理商/技术参数
参数描述
WJLXT380LE.B4 功能描述:IC 8-PORT E1 TRANSCEIVER 144LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC(0.295",7.50mm 宽) 供应商设备封装:16-SOIC 包装:带卷 (TR)
WJLXT381LE.B4 功能描述:IC 8-PORT E1 TRANSCEIVER 144LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC(0.295",7.50mm 宽) 供应商设备封装:16-SOIC 包装:带卷 (TR)
WJLXT384LE.B1 功能描述:IC TXRX 8PORT T1/E1/J1 144-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC(0.295",7.50mm 宽) 供应商设备封装:16-SOIC 包装:带卷 (TR)
WJLXT386LE.B2 功能描述:IC TRANS QUAD T1/E1/J1 100-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:25 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:4.5 V ~ 5.5 V 安装类型:通孔 封装/外壳:16-DIP(0.300",7.62mm) 供应商设备封装:16-PDIP 包装:管件
WJLXT6155LE.B5 制造商:Intel 功能描述:SONET/SDH/ATM Transceiver 1TX 1RX 64-Pin LQFP