Intel
LXT901A/907A Universal 3.3 V Ethernet Transceiver
Datasheet
17
Document Number: 249098
Revision Number: 003
Revision Date: 27-Nov-2005
2.4
Loopback Functions
2.4.1
Standard TP Loopback
The LXT901A/907A Transceiver provides the standard loopback function defined by the
10BASE-T specification for the twisted-pair port. The loopback function operates in conjunction
with the transmit function. Data transmitted by the back-end is internally looped back within the
LXT901A/907A Transceiver from the TXD pin through the Manchester encoder/decoder to the
RXD pin and returned to the back-end. This standard loopback function is disabled when a data
collision occurs, clearing the RXD circuit for the TPI data. Standard loopback is also disabled
during link fail and jabber states. The LXT901A/907A Transceiver also provides three additional
loopback functions.
2.4.2
Forced TP Loopback
“Forced” twisted-pair loopback is controlled by the LBK pin. When the twisted-pair port is
selected and LBK is High, twisted-pair loopback is “forced”, overriding collisions on the twisted-
pair circuit. When LBK is Low, normal loopback is in effect.
2.4.3
AUI Loopback
AUI loopback is also controlled by the LBK pin. When the AUI port is selected and LBK is High,
data transmitted by the back-end is internally looped back from the TXD pin through the
Manchester encoder/decoder to the RXD pin. When LBK is Low, no AUI loopback occurs.
2.4.4
External Loopback
An external loopback mode, useful for system-level testing, is controlled by the LEDC/FDE pin.
When LEDC/FDE is tied Low, the LXT901A/907A Transceiver disables the collision detection
and internal loopback circuits, to allow external loopback. External loopback mode can be set on
either twisted-pair or AUI ports.
2.5
Link Integrity Test Function
function. The link integrity test is used to determine the status of the receive side twisted-pair
cable. Link integrity testing is enabled when the LI pin is tied High. When enabled, the receiver
recognizes link integrity pulses which are transmitted in the absence of receive traffic. If no serial
data stream or link integrity pulses are detected within 50 - 150 ms, the chip enters a link fail state
and disables the transmit and normal loopback functions. The LXT901A/907A Transceiver ignores
any link integrity pulse with an interval less than 2 - 7 ms. The LXT901A/907A Transceiver
remains in the link fail state until it detects either a serial data packet or two or more link integrity
pulses.