- 您现在的位置：买卖IC网 > PDF目录19982 > X28HC64P-12 (Intersil)IC EEPROM 64KBIT 120NS 28DIP PDF资料下载
参数资料
| 型号： | X28HC64P-12 |
| 厂商： | Intersil |
| 文件页数： | 3/17页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM 64KBIT 120NS 28DIP |
| 标准包装： | 13 |
| 格式 - 存储器： | EEPROMs - 并行 |
| 存储器类型： | EEPROM |
| 存储容量： | 64K (8K x 8) |
| 速度： | 120ns |
| 接口： | 并联 |
| 电源电压： | 4.5 V ~ 5.5 V |
| 工作温度： | 0°C ~ 70°C |
| 封装/外壳： | 28-DIP（0.600"，15.24mm） |
| 供应商设备封装： | 28-PDIP |
| 包装： | 管件 |
X28HC64
Pin Descriptions
Addresses (A 0 -A 12 )
The Address inputs select an 8-bit memory location during a
read or write operation.
Chip Enable (CE)
The Chip Enable input must be LOW to enable all read/write
operations. When CE is HIGH, power consumption is reduced.
Output Enable (OE)
The Output Enable input controls the data output buffers and
is used to initiate read operations.
Data In/Data Out (I/O 0 -I/O 7 )
Data is written to or read from the X28HC64 through the I/O
pins.
Write Enable (WE)
The Write Enable input controls the writing of data to the
X28HC64.
TABLE 1. PIN NAMES
Device Operation
Read
Read operations are initiated by both O E and CE LOW. The
read operation is terminated by either CE or OE returning
HIGH. This two line control architecture eliminates bus
contention in a system environment. The data bus will be in
a high impedance state when either OE or CE is HIGH.
Write
Write operations are initiated when both CE and WE are
LOW and OE is HIGH. The X28HC64 supports both a CE
and WE controlled write cycle. That is, the address is latched
by the falling edge of either CE or WE, whichever occurs
last. Similarly, the data is latched internally by the rising edge
of either CE or WE, whichever occurs first. A byte write
operation, once initiated, will automatically continue to
completion, typically within 2ms.
Page Write Operation
The page write feature of the X28HC64 allows the entire
memory to be written in 0.25 seconds. Page write allows two
SYMBOL
A 0 -A 12
I/O 0 -I/O 7
WE
CE
OE
V CC
V SS
NC
Block Diagram
X BUFFERS
LATCHES AND
DECODER
A 0 –A 12
ADDRESS
INPUTS
Y BUFFERS
LATCHES
AND
DECODER
DESCRIPTION
Address Inputs
Data Input/Output
Write Enable
Chip Enable
Output Enable
+5V
Ground
No Connect
65,536-BIT
EEPROM
ARRAY
I/O BUFFERS
AND LATCHES
to sixty-four bytes of data to be consecutively written to the
X28HC64 prior to the commencement of the internal
programming cycle. The host can fetch data from another
device within the system during a page write operation
(change the source address), but the page address (A 6
through A 12 ) for each subsequent valid write cycle to the part
during this operation must be the same as the initial page
address.
The page write mode can be initiated during any write
operation. Following the initial byte write cycle, the host can
write an additional one to sixty-three bytes in the same
manner. Each successive byte load cycle, started by the WE
HIGH to LOW transition, must begin within 100μs of the
falling edge of the preceding WE. If a subsequent WE HIGH
to LOW transition is not detected within 100μs, the internal
automatic programming cycle will commence. There is no
page write window limitation. Effectively the page write
window is infinitely wide, so long as the host continues to
access the device within the byte load cycle time of 100μs.
Write Operation Status Bits
The X28HC64 provides the user two write operation status
bits. These can be used to optimize a system write cycle
time. The status bits are mapped onto the I/O bus as shown
in Figure 1.
CE
OE
WE
CONTROL
LOGIC AND
TIMING
I/O 0 –I/O 7
DATA INPUTS/OUTPUTS
I/O
DP
TB
5
4
3 2
RESERVED
1
0
V CC
V SS
3
TOGGLE BIT
DATA POLLING
FIGURE 1. STATUS BIT ASSIGNMENT
FN8109.2
August 28, 2009
相关PDF资料 |
PDF描述 |
|---|---|
| HBM08DSES | CONN EDGECARD 16POS .156 EYELET |
| ISL9014IRPLZ-T | IC REG LDO 1.85V/2.9V .3A 10-DFN |
| TAJD477K006RNJ | CAP TANT 470UF 6.3V 10% 2917 |
| X28HC64J-90 | IC EEPROM 64KBIT 90NS 32PLCC |
| X28HC64D-90 | IC EEPROM 64KBIT 90NS 28CDIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| X28HC64P-50 | 制造商:XICOR 制造商全称:Xicor Inc. 功能描述:5 Volt, Byte Alterable E2PROM |
| X28HC64P-55 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:x8 EEPROM |
| X28HC64P70 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:IC |
| X28HC64P-70 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Intersil Corporation 功能描述: |
| X28HC64P-90 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Intersil Corporation 功能描述: |
发布紧急采购，3分钟左右您将得到回复。