参数资料
| 型号： | X40435V14I-CT1 |
| 厂商： | Intersil |
| 文件页数： | 9/26页 |
| 文件大小： | 0K |
| 描述： | IC VOLT MON TRPL EEPROM 14-TSSOP |
| 标准包装： | 2,500 |
| 类型： | 多压监控器 |
| 监视电压数目： | 3 |
| 输出： | 开路漏极或开路集电极 |
| 复位： | 低有效 |
| 复位超时： | 可调节/可选择 |
| 电压 - 阀值： | 1V，2.9V，4.6V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 14-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 14-TSSOP |
| 包装： | 带卷 (TR) |
X40430, X40431, X40434, X40435
Setting a V TRIPx Voltage (x = 1, 2, 3)
There are two procedures used to set the threshold
voltages (V TRIPx ), depending if the threshold voltage
to be stored is higher or lower than the present value.
For example, if the present V TRIPx is 2.9 V and the
new V TRIPx is 3.2 V, the new voltage can be stored
directly into the V TRIPx cell. If however, the new setting
is to be lower than the present setting, then it is neces-
sary to “reset” the V TRIPx voltage before setting the
new value.
Setting a Higher V TRIPx Voltage (x = 1, 2, 3)
To set a V TRIPx threshold to a new voltage which is
higher than the present threshold, the user must apply
the desired V TRIPx threshold voltage to the corre-
sponding input pin Vcc(V1MON), V2MON or V3MON.
Then , a programming voltage (Vp) must be applied to the
WDO pin before a START condition is set up on SDA.
Next, issue on the SDA pin the Slave Address A0h, fol-
lowed by the Byte Address 01h for V TRIP1 , 09h for
V TRIP2 , and 0Dh for V TRIP3 , and a 00h Data Byte in order
to program V TRIPx . The STOP bit following a valid write
operation initiates the programming sequence. Pin WDO
must then be brought LOW to complete the operation. To
check if the V TRIPX has been set, set VXMON to a value
slightly greater than V TRIPX (that was previously set).
Slowly ramp down VXMON and observe when the corre-
sponding outputs (LOWLINE, V2FAIL and V3FAIL)
switch. The voltage at which this occurs is the V TRIPX
(actual).
C ASE A
Now if the desired V TRIPX is greater than the V TRIPX
(actual), then add the difference between V TRIPX
(desired) – V TRIPX (actual) to the original V TRIPX
desired. This is your new V TRIPX that should be
applied to VXMON and the whole sequence should be
repeated again (see Figure 5).
C ASE B
Now if the V TRIPX (actual), is higher than the V TRIPX
(desired), perform the reset sequence as described in
the next section. The new V TRIPX voltage to be applied
to VXMON will now be: V TRIPX (desired) – (V TRIPX
(actual) – V TRIPX (desired)).
Note: This operation does not corrupt the memory array.
has been “reset”, then V TRIPx can be set to the desired
voltage using the procedure described in “Setting a
Higher V TRIPx Voltage”.
Resetting the V TRIPx Voltage
To reset a V TRIPx voltage, apply the programming volt-
age (Vp) to the WDO pin before a START condition is
set up on SDA. Next, issue on the SDA pin the Slave
Address A0h followed by the Byte Address 03h for
V TRIP1 , 0Bh for V TRIP2 , and 0Fh for V TRIP3 , followed
by 00h for the Data Byte in order to reset V TRIPx . The
STOP bit following a valid write operation initiates the
programming sequence. Pin WDO must then be
brought LOW to complete the operation.
After being reset, the value of V TRIPx becomes a nomi-
nal value of 1.7V or lesser.
Notes: 1. This operation does not corrupt the memory array.
2. Set V CC ? 1.5(V2MON or V3MON), when setting
V TRIP2 or V TRIP3 respectively.
CONTROL REGISTER
The Control Register provides the user a mechanism
for changing the Block Lock and Watchdog Timer set-
tings. The Block Lock and Watchdog Timer bits are
nonvolatile and do not change when power is removed.
The Control Register is accessed with a special pream-
ble in the slave byte (1011) and is located at address
1FFh. It can only be modified by performing a byte write
operation directly to the address of the register and only
one data byte is allowed for each register write opera-
tion. Prior to writing to the Control Register, the WEL
and RWEL bits must be set using a two step process,
with the whole sequence requiring 3 steps. See "Writing
to the Control Registers" on page 11.
The user must issue a stop, after sending this byte to
the register, to initiate the nonvolatile cycle that stores
WD1, WD0, PUP1, PUP0, and BP. The X40430,
X40431, X40434, X40435 will not acknowledge any
data bytes written after the first byte is entered.
The state of the Control Register can be read at any
time by performing a random read at address 1FFh,
using the special preamble. Only one byte is read by
each register read operation. The master should
supply a stop condition to be consistent with the bus
protocol.
Setting a Lower V TRIPx Voltage (x = 1, 2, 3)
7
6
5
4
3
2
1
0
In order to set V TRIPx to a lower voltage than the
present value, then V TRIPx must first be “reset” accord-
ing to the procedure described below. Once V TRIPx
9
PUP1 WD1 WD0 BP 0 RWEL WEL PUP0
RWEL: Register Write Enable Latch (Volatile)
The RWEL bit must be set to “1” prior to a write to the
Control Register.
FN8251.1
May 24, 2006
相关PDF资料 |
PDF描述 |
|---|---|
| X4045S8T1 | IC SUPERVISOR CPU 4K EE 8-SOIC |
| X40626V14T1 | IC SUPERVISOR CPU DUAL 14-TSSOP |
| X4165V8I-4.5A | IC SUPERVISOR CPU 16K EE 8-TSSOP |
| X4285V8I-4.5A | IC SUPERVISOR CPU 128K EE 8TSSOP |
| X4325V8I-4.5A | IC SUPERVISOR CPU 32K EE 8-TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| X40435V14IZ-A | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Triple Voltage Monitor with Integrated CPU Supervisor |
| X40435V14IZ-B | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Triple Voltage Monitor with Integrated CPU Supervisor |
| X40435V14Z-A | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Triple Voltage Monitor with Integrated CPU Supervisor |
| X40435V14Z-B | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Triple Voltage Monitor with Integrated CPU Supervisor |
| X4043M8 | 功能描述:IC CPU SUPERV 4K EE RST LO 8MSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 标准包装:1 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:开路漏极或开路集电极 复位:低有效 复位超时:标准传输延迟为 60 µs 电压 - 阀值:3V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SC-74A，SOT-753 供应商设备封装:SOT-23-5 包装:Digi-Reel® 其它名称:LM8364BALMF30DKR |
发布紧急采购，3分钟左右您将得到回复。