参数资料
型号: XA3S1600E-4FGG484I
厂商: Xilinx Inc
文件页数: 16/37页
文件大小: 0K
描述: IC FPGA SPARTAN-3E 1600K 484FBGA
标准包装: 60
系列: Spartan®-3E XA
LAB/CLB数: 3688
逻辑元件/单元数: 33192
RAM 位总计: 663552
输入/输出数: 376
门数: 1600000
电源电压: 1.14 V ~ 1.26 V
安装类型: 表面贴装
工作温度: -40°C ~ 100°C
封装/外壳: 484-BBGA
供应商设备封装: 484-FBGA
DS635 (v2.0) September 9, 2009
Product Specification
23
R
Block RAM Timing
Clock Frequency
FMULT
Internal operating frequency for a two-stage 18x18 multiplier using the
AREG and BREG input registers and the PREG output register(1)
0240
MHz
Notes:
1.
Combinatorial delay is less and pipelined performance is higher when multiplying input data with less than 18 bits.
2.
The PREG register is typically used in both single-stage and two-stage pipelined multiplier implementations.
3.
Input registers AREG or BREG are typically used when inferring a two-stage multiplier.
Table 24: 18 x 18 Embedded Multiplier Timing (Continued)
Symbol
Description
-4 Speed Grade
Units
Min
Max
Table 25: Block RAM Timing
Symbol
Description
-4 Speed Grade
Units
Min
Max
Clock-to-Output Times
TBCKO
When reading from block RAM, the delay from the active transition
at the CLK input to data appearing at the DOUT output
-2.82
ns
Setup Times
TBACK
Setup time for the ADDR inputs before the active transition at the
CLK input of the block RAM
0.38
-ns
TBDCK
Setup time for data at the DIN inputs before the active transition at
the CLK input of the block RAM
0.23
-ns
TBECK
Setup time for the EN input before the active transition at the CLK
input of the block RAM
0.77
-ns
TBWCK
Setup time for the WE input before the active transition at the CLK
input of the block RAM
1.26
-ns
Hold Times
TBCKA
Hold time on the ADDR inputs after the active transition at the CLK
input
0.14
-ns
TBCKD
Hold time on the DIN inputs after the active transition at the CLK
input
0.13
-ns
TBCKE
Hold time on the EN input after the active transition at the CLK input
0
-ns
TBCKW
Hold time on the WE input after the active transition at the CLK input
0
-ns
相关PDF资料
PDF描述
XCV100E-7FG256C IC FPGA 1.8V C-TEMP 256-FBGA
25LC160B-E/P IC EEPROM 16KBIT 10MHZ 8DIP
FMC18DRAS-S734 CONN EDGECARD 36POS .100 R/A SLD
XCV100E-6FG256I IC FPGA 1.8V I-TEMP 256-FBGA
ACC50DRYN-S734 CONN EDGECARD 100PS DIP .100 SLD
相关代理商/技术参数
参数描述
XA3S1600E-4FGG484Q 功能描述:IC FPGA SPARTAN-3E 1600K 484FBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan®-3E XA 产品变化通告:Step Intro and Pkg Change 11/March/2008 标准包装:1 系列:Virtex®-5 SXT LAB/CLB数:4080 逻辑元件/单元数:52224 RAM 位总计:4866048 输入/输出数:480 门数:- 电源电压:0.95 V ~ 1.05 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:1136-BBGA,FCBGA 供应商设备封装:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XA3S200-4FTG256I 功能描述:IC FPGA SPARTAN-3 200K 256-FTBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan®-3 XA 标准包装:40 系列:Spartan® 6 LX LAB/CLB数:3411 逻辑元件/单元数:43661 RAM 位总计:2138112 输入/输出数:358 门数:- 电源电压:1.14 V ~ 1.26 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:676-BGA 供应商设备封装:676-FBGA(27x27)
XA3S200-4FTG256Q 功能描述:IC FPGA SPARTAN-3 200K 256-FTBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan®-3 XA 标准包装:40 系列:Spartan® 6 LX LAB/CLB数:3411 逻辑元件/单元数:43661 RAM 位总计:2138112 输入/输出数:358 门数:- 电源电压:1.14 V ~ 1.26 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:676-BGA 供应商设备封装:676-FBGA(27x27)
XA3S200-4PQG208I 功能描述:IC FPGA SPARTAN-3 200K 208-PQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan®-3 XA 标准包装:40 系列:Spartan® 6 LX LAB/CLB数:3411 逻辑元件/单元数:43661 RAM 位总计:2138112 输入/输出数:358 门数:- 电源电压:1.14 V ~ 1.26 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:676-BGA 供应商设备封装:676-FBGA(27x27)
XA3S200-4PQG208Q 功能描述:IC FPGA SPARTAN-3 200K 208-PQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan®-3 XA 标准包装:40 系列:Spartan® 6 LX LAB/CLB数:3411 逻辑元件/单元数:43661 RAM 位总计:2138112 输入/输出数:358 门数:- 电源电压:1.14 V ~ 1.26 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:676-BGA 供应商设备封装:676-FBGA(27x27)