参数资料
| 型号： | XC4006E-4TQ144I |
| 厂商： | Xilinx Inc |
| 文件页数： | 8/68页 |
| 文件大小： | 0K |
| 描述： | IC FPGA I-TEMP 5V 4SPD 144-TQFP |
| 产品变化通告： | XC4000XL/E, XC9500XV, XC3100A Discontinuance 12/Apr/2010 |
| 标准包装： | 60 |
| 系列： | XC4000E/X |
| LAB/CLB数： | 256 |
| 逻辑元件/单元数： | 608 |
| RAM 位总计： | 8192 |
| 输入/输出数： | 113 |
| 门数： | 6000 |
| 电源电压： | 4.5 V ~ 5.5 V |
| 安装类型： | 表面贴装 |
| 工作温度： | -40°C ~ 100°C |
| 封装/外壳： | 144-LQFP |
| 供应商设备封装： | 144-TQFP（20x20） |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页
R
XC4000E and XC4000X Series Field Programmable Gate Arrays
6-20
May 14, 1999 (Version 1.6)
Input/Output Blocks (IOBs)
User-congurable input/output blocks (IOBs) provide the
interface between external package pins and the internal
logic. Each IOB controls one package pin and can be con-
gured for input, output, or bidirectional signals.
Figure 15 shows a simplied block diagram of the
XC4000E IOB. A more complete diagram which includes
the boundary scan logic of the XC4000E IOB can be found
in Figure 40 on page 43, in the “Boundary Scan” section.
The XC4000X IOB contains some special features not
included in the XC4000E IOB. These features are high-
lighted in a simplied block diagram found in Figure 16, and
discussed throughout this section. When XC4000X special
features are discussed, they are clearly identied in the
text. Any feature not so identied is present in both
XC4000E and XC4000X devices.
IOB Input Signals
Two paths, labeled I1 and I2 in Figure 15 and Figure 16,
bring input signals into the array. Inputs also connect to an
input register that can be programmed as either an
edge-triggered ip-op or a level-sensitive latch.
The choice is made by placing the appropriate library sym-
bol. For example, IFD is the basic input ip-op (rising edge
triggered), and ILD is the basic input latch (transpar-
ent-High). Variations with inverted clocks are available, and
some combinations of latches and ip-ops can be imple-
mented in a single IOB, as described in the
XACT Libraries
Guide.
The XC4000E inputs can be globally congured for either
TTL (1.2V) or 5.0 volt CMOS thresholds, using an option in
the bitstream generation software. There is a slight input
hysteresis of about 300mV. The XC4000E output levels are
also congurable; the two global adjustments of input
threshold and output level are independent.
Inputs on the XC4000XL are TTL compatible and 3.3V
CMOS compatible. Outputs on the XC4000XL are pulled to
the 3.3V positive supply.
The inputs of XC4000 Series 5-Volt devices can be driven
by the outputs of any 3.3-Volt device, if the 5-Volt inputs are
in TTL mode.
Supported sources for XC4000 Series device inputs are
shown in Table 8.
01
M
0
1
01
M
0
1
M
10
M
0
3
M
1
M
I
G1
G4
F2
F1
F3
COUT
G2
G3
F4
C INUP
C IN DOWN
X2000
TO
FUNCTION
GENERATORS
M
C OUT0
Figure 14: Detail of XC4000E Dedicated Carry Logic
Product Obsolete or Under Obsolescence
相关PDF资料 |
PDF描述 |
|---|---|
| XC4006E-4PQ208I | IC FPGA I-TEMP 5V 4SPD 208-PQFP |
| ASM43DTAI-S189 | CONN EDGECARD 86POS R/A .156 SLD |
| XC4006E-3PG156I | IC FPGA I-TEMP 5V 3SPD 156-CPGA |
| IDT71V547S75PFG | IC SRAM 4MBIT 75NS 100TQFP |
| XC4006E-3PG156C | IC FPGA C-TEMP 5V 3SPD 156-CPGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XC4006E-5PQ160C | 制造商:Xilinx 功能描述: |
| XC4006ETQ144CMM0021 | 制造商: 功能描述: 制造商:undefined 功能描述: 制造商:Xilinx 功能描述: |
| XC4006PQ208C | 制造商:XIL 功能描述:4006PQ208 XILINX 95 |
| XC4008 | 制造商:XILINX 制造商全称:XILINX 功能描述:Logic Cell Array Family |
| XC4008-4PQ160C | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field Programmable Gate Array (FPGA) |
发布紧急采购，3分钟左右您将得到回复。