参数资料
| 型号： | XC4013E-4PQ240I |
| 厂商： | Xilinx Inc |
| 文件页数： | 29/68页 |
| 文件大小： | 0K |
| 描述： | IC FPGA I-TEMP 5V 4SPD 240-PQFP |
| 产品变化通告： | Product Discontinuation 28/Jul/2010 |
| 标准包装： | 24 |
| 系列： | XC4000E/X |
| LAB/CLB数： | 576 |
| 逻辑元件/单元数： | 1368 |
| RAM 位总计： | 18432 |
| 输入/输出数： | 192 |
| 门数： | 13000 |
| 电源电压： | 4.5 V ~ 5.5 V |
| 安装类型： | 表面贴装 |
| 工作温度： | -40°C ~ 100°C |
| 封装/外壳： | 240-BFQFP |
| 供应商设备封装： | 240-PQFP（32x32） |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页当前第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页
R
May 14, 1999 (Version 1.6)
6-39
XC4000E and XC4000X Series Field Programmable Gate Arrays
6
The top and bottom Global Early buffers are about 1 ns
slower clock to out than the left and right Global Early buff-
ers.
The Global Early buffers can be driven by either semi-ded-
icated pads or internal logic. They share pads with the Glo-
bal Low-Skew buffers, so a single net can drive both global
buffers, as described above.
To use a Global Early buffer, place a BUFGE element in a
schematic or in HDL code. If desired, attach a LOC
attribute or property to direct placement to the designated
location. For example, attach a LOC=T attribute or property
to direct that a BUFGE be placed in one of the two Global
Early buffers on the top edge of the device, or a LOC=TR to
indicate the Global Early buffer on the top edge of the
device, on the right.
Power Distribution
Power for the FPGA is distributed through a grid to achieve
high noise immunity and isolation between logic and I/O.
Inside the FPGA, a dedicated Vcc and Ground ring sur-
rounding the logic array provides power to the I/O drivers,
as shown in Figure 39. An independent matrix of Vcc and
Ground lines supplies the interior logic of the device.
This power distribution grid provides a stable supply and
ground for all internal logic, providing the external package
power pins are all connected and appropriately de-coupled.
Typically, a 0.1
F capacitor connected between each Vcc
pin and the board’s Ground plane will provide adequate
de-coupling.
Output buffers capable of driving/sinking the specied 12
mA loads under specied worst-case conditions may be
capable of driving/sinking up to 10 times as much current
under best case conditions.
Noise can be reduced by minimizing external load capaci-
tance and reducing simultaneous output transitions in the
same direction. It may also be benecial to locate heavily
loaded output buffers near the Ground pads. The I/O Block
output buffers have a slew-rate limited mode (default) which
should be used where output rise and fall times are not
speed-critical.
Pin Descriptions
There are three types of pins in the XC4000 Series
devices:
Permanently dedicated pins
User I/O pins that can have special functions
Unrestricted user-programmable I/O pins.
Before and during conguration, all outputs not used for the
conguration process are 3-stated with a 50 k
- 100 k
pull-up resistor.
After conguration, if an IOB is unused it is congured as
an input with a 50 k
- 100 k pull-up resistor.
XC4000 Series devices have no dedicated Reset input.
Any user I/O can be congured to drive the Global
Set/Reset net, GSR.
See “Global Set/Reset” on page 11
for more information on GSR.
XC4000 Series devices have no Powerdown control input,
as
the
XC3000
and
XC2000
families
do.
The
XC3000/XC2000 Powerdown control also 3-stated all of the
device
I/O pins. For XC4000 Series devices, use the global 3-state
net, GTS, instead. This net 3-states all outputs, but does
not place the device in low-power mode. See “IOB Output
Signals” on page 23 for more information on GTS.
Device pins for XC4000 Series devices are described in
Table 16. Pin functions during conguration for each of the
seven conguration modes are summarized in Table 22 on
page 58, in the “Conguration Timing” section.
GND
Ground and
Vcc Ring for
I/O Drivers
Vcc
GND
Vcc
Logic
Power Grid
X5422
Figure 39: XC4000 Series Power Distribution
Product Obsolete or Under Obsolescence
相关PDF资料 |
PDF描述 |
|---|---|
| XC4013E-4PQ240C | IC FPGA C-TEMP 5V 4SPD 240-PQFP |
| AMM36DRSI-S288 | CONN EDGECARD 72POS .156 EXTEND |
| IDT71V35761S200BGG8 | IC SRAM 4MBIT 200MHZ 119BGA |
| FMM28DSEF-S13 | CONN EDGECARD 56POS .156 EXTEND |
| IDT71V35761S200BG8 | IC SRAM 4MBIT 200MHZ 119BGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XC4013E-4PQ240M | 制造商:XILINX 制造商全称:XILINX 功能描述:Programmable Gate Arrays |
| XC4013E-4TQ240C | 制造商:XILINX 制造商全称:XILINX 功能描述:XC4000E and XC4000X Series Field Programmable Gate Arrays |
| XC4013E-4TQ240I | 制造商:XILINX 制造商全称:XILINX 功能描述:XC4000E and XC4000X Series Field Programmable Gate Arrays |
| XC4013E-4TQ240M | 制造商:XILINX 制造商全称:XILINX 功能描述:XC4000E and XC4000X Series Field Programmable Gate Arrays |
| XC4013E-4VQ240C | 制造商:XILINX 制造商全称:XILINX 功能描述:XC4000E and XC4000X Series Field Programmable Gate Arrays |
发布紧急采购，3分钟左右您将得到回复。