参数资料
型号: XC4020XL-3PQ240I
厂商: Xilinx Inc
文件页数: 55/68页
文件大小: 0K
描述: IC FPGA I-TEMP 3.3V 3SPD 240PQFP
产品变化通告: XC4000XL/E, XC9500XV, XC3100A Discontinuance 12/Apr/2010
标准包装: 1
系列: XC4000E/X
LAB/CLB数: 784
逻辑元件/单元数: 1862
RAM 位总计: 25088
输入/输出数: 192
门数: 20000
电源电压: 3 V ~ 3.6 V
安装类型: 表面贴装
工作温度: -40°C ~ 100°C
封装/外壳: 240-BFQFP
供应商设备封装: 240-PQFP(32x32)
R
May 14, 1999 (Version 1.6)
6-63
XC4000E and XC4000X Series Field Programmable Gate Arrays
6
Figure 55: Master Parallel Mode Programming Switching Characteristics
Address for Byte n
Byte
2 TDRC
Address for Byte n + 1
D7
D6
A0-A17
(output)
D0-D7
RCLK
(output)
CCLK
(output)
DOUT
(output)
1 TRAC
7 CCLKs
CCLK
3 TRCD
Byte n - 1
X6078
Description
Symbol
Min
Max
Units
RCLK
Delay to Address valid
1
TRAC
0
200
ns
Data setup time
2
TDRC
60
ns
Data hold time
3
TRCD
0ns
Notes:
1. At power-up, Vcc must rise from 2.0 V to Vcc min in less than 25 ms, otherwise delay conguration by pulling PROGRAM
Low until Vcc is valid.
2. The rst Data byte is loaded and CCLK starts at the end of the rst RCLK active cycle (rising edge).
This timing diagram shows that the EPROM requirements are extremely relaxed. EPROM access time can be longer than
500 ns. EPROM data output has no hold-time requirements.
Product Obsolete or Under Obsolescence
相关PDF资料
PDF描述
XC4020XL-3PQ240C IC FPGA C-TEMP 3.3V 3SPD 240PQFP
ABB106DHBT-S621 CONN EDGECARD 212PS R/A .050 SLD
ACB106DHBT-S621 EDGECARD 212POS DIP R/A .050 SLD
MC8641DTVU1333JE IC MPU DUAL CORE E600 1023FCCBGA
MC7457TRX1000NC IC MPU RISC 32BIT 483FCCBGA
相关代理商/技术参数
参数描述
XC4020XLA-07PQ160C 制造商:Xilinx 功能描述:
XC4020XLA-08BG256C 制造商:Rochester Electronics LLC 功能描述: 制造商:Xilinx 功能描述:FPGA, 784 CLBS, 13000 GATES, 263 MHz, 256 Pin Plastic BGA
XC4020XLA-09BG256C 制造商:Rochester Electronics LLC 功能描述: 制造商:Xilinx 功能描述:
XC4020XLA09C-BG256AKP 制造商:Xilinx 功能描述:
XC4020XLA-09PQ160C 制造商:Xilinx 功能描述: