- 您现在的位置：买卖IC网 > PDF目录205934 > XC4025E-4PGG299M (XILINX INC) FPGA, 1024 CLBS, 15000 GATES, 111 MHz, CPGA299 PDF资料下载
参数资料
| 型号： | XC4025E-4PGG299M |
| 厂商： | XILINX INC |
| 元件分类： | FPGA |
| 英文描述： | FPGA, 1024 CLBS, 15000 GATES, 111 MHz, CPGA299 |
| 封装： | CERAMIC, PGA-299 |
| 文件页数： | 5/23页 |
| 文件大小： | 138K |
| 代理商： | XC4025E-4PGG299M |
November 21, 1997 (Version 1.3)
8-23
XC4000E IOB Input Switching Characteristic Guidelines
Testing of switching parameters is modeled after testing methods specied by MIL-M-38510/605. All devices are 100%
functionally tested. Pin-to-pin timing parameters are derived from measuring external and internal test patterns and are
guaranteed over worst-case operating conditions (supply voltage and junction temperature). Listed below are representative
values for typical pin locations and normal clock loading. For more specic, more precise, and worst-case guaranteed data,
reecting the actual routing structure, use the values provided by the static timing analyzer (TRCE in the Xilinx Development
System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from
the static timing analyzer report. Values apply to all XC4000E devices unless otherwise noted.
Note 1:
Input pad setup and hold times are specied with respect to the internal clock (IK). For setup and hold times with respect to
the clock input pin, see the pin-to-pin parameters in the Guaranteed Input and Output Parameters table.
Note 2:
Voltage levels of unused pads, bonded or unbonded, must be valid logic levels. Each can be congured with the internal pull-
up (default) or pull-down resistor, or congured as a driven output, or can be driven from an external source.
Speed Grade
-4
Units
Description
Symbol
Device
Min
Max
Propagation Delays (TTL Inputs)
Pad to I1, I2
Pad to I1, I2 via transparent latch, no delay
with delay
TPID
TPLI
TPDLI
All devices
XC4005E
XC4010E
XC4013E
XC4025E
3.0
6.0
12.0
12.2
12.6
15.0
ns
Propagation Delays
Clock (IK) to I1, I2 (flip-flop)
Clock (IK) to I1, I2 (latch enable, active Low)
TIKRI
TIKLI
All devices
6.8
7.3
ns
Hold Times (Note 1)
Pad to Clock (IK), no delay
with delay
TIKPI
TIKPID
All devices
0
ns
相关PDF资料 |
PDF描述 |
|---|---|
| XC5204-3PQ240C | Field Programmable Gate Arrays |
| XC5204-3TQ176C | Field Programmable Gate Arrays |
| XC5204-3VQ64C | Field Programmable Gate Arrays |
| XC5204-4BG225C | Field Programmable Gate Arrays |
| XC5204-4BG352C | Field Programmable Gate Arrays |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XC4028EX-2HQ208C | 功能描述:IC FPGA 1024 CLB'S 208-HQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:XC4000E/X 产品变化通告:XC4000(E,L) Discontinuation 01/April/2002 标准包装:24 系列:XC4000E/X LAB/CLB数:100 逻辑元件/单元数:238 RAM 位总计:3200 输入/输出数:80 门数:3000 电源电压:4.5 V ~ 5.5 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:120-BCBGA 供应商设备封装:120-CPGA（34.55x34.55） |
| XC4028EX-2HQ240C | 制造商:Xilinx 功能描述: |
| XC4028EX-3HQ208C | 功能描述:IC FPGA 1024 CLB'S 208-HQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:XC4000E/X 产品变化通告:XC4000(E,L) Discontinuation 01/April/2002 标准包装:24 系列:XC4000E/X LAB/CLB数:100 逻辑元件/单元数:238 RAM 位总计:3200 输入/输出数:80 门数:3000 电源电压:4.5 V ~ 5.5 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:120-BCBGA 供应商设备封装:120-CPGA（34.55x34.55） |
| XC4028EX-3HQ208I | 制造商:Xilinx 功能描述: |
| XC4028EX-3HQ240C | 制造商:Xilinx 功能描述: |
发布紧急采购，3分钟左右您将得到回复。