参数资料
型号: XC6SLX75T-3FG676I
厂商: Xilinx Inc
文件页数: 54/89页
文件大小: 0K
描述: IC FPGA SPARTAN 6 676FGGBGA
标准包装: 40
系列: Spartan® 6 LXT
LAB/CLB数: 5831
逻辑元件/单元数: 74637
RAM 位总计: 3170304
输入/输出数: 348
电源电压: 1.14 V ~ 1.26 V
安装类型: 表面贴装
工作温度: -40°C ~ 100°C
封装/外壳: 676-BGA
供应商设备封装: 676-FBGA(27x27)
Spartan-6 FPGA Data Sheet: DC and Switching Characteristics
DS162 (v3.0) October 17, 2011
Product Specification
58
DCM Switching Characteristics
Table 53: Operating Frequency Ranges and Conditions for the Delay-Locked Loop (DLL)(1)
Symbol
Description
Speed Grade
Units
-3
-3N
-2
-1L
MinMax
Min
Max
MinMax
Input Frequency Ranges
CLKIN_FREQ_DLL
Frequency of the CLKIN clock
input when the CLKDV output is
not used.
280(3)
280(3)
250(3)
175(3)
MHz
Frequency of the CLKIN clock
input when using the CLKDV
output.
280(3)
280(3)
250(3)
133(3)
MHz
Input Pulse Requirements
CLKIN_PULSE
CLKIN pulse width as a
percentage of the CLKIN period
for
CLKIN_FREQ_DLL < 150 MHz
40
60
40
60
40
60
40
60
%
CLKIN pulse width as a
percentage of the CLKIN period
for
CLKIN_FREQ_DLL > 150 MHz
45
55
45
55
45
55
45
55
%
Input Clock Jitter Tolerance and Delay Path Variation(4)
CLKIN_CYC_JITT_DLL_LF
Cycle-to-cycle jitter at the CLKIN
input for
CLKIN_FREQ_DLL < 150 MHz
±300
±300
±300
±300
ps
CLKIN_CYC_JITT_DLL_HF
Cycle-to-cycle jitter at the CLKIN
input for
CLKIN_FREQ_DLL > 150 MHz.
±150
±150
±150
±150
ps
CLKIN_PER_JITT_DLL
Period jitter at the CLKIN input.
±1
±1
±1
±1
ns
CLKFB_DELAY_VAR_EXT
Allowable variation of the off-chip
feedback delay from the DCM
output to the CLKFB input.
–±1–
±1
±1
±1
ns
Notes:
1.
DLL specifications apply when using any of the DLL outputs: CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, or CLKDV.
2.
When operating independently of the DLL, the DFS supports lower CLKIN_FREQ_DLL frequencies. See Table 55.
3.
The CLKIN_DIVIDE_BY_2 attribute increases the effective input frequency range. When set to TRUE, the input clock frequency is divided by two as
it enters the DCM. Input clock frequencies for the clock buffer being used can be increased up to the FMAX (see Table 48 and Table 49 for BUFG and
BUFIO2 limits). When used with CLK_FEEDBACK=2X, the input clock frequency matches the frequency for CLK2X, and is limited to
CLKOUT_FREQ_2X.
4.
CLKIN_FREQ_DLL input jitter beyond these limits can cause the DCM to lose LOCK, indicated by the LOCKED output deasserting. The user must
then reset the DCM.
5.
When using both DCMs in a CMT, both DCMs must be LOCKED.
相关PDF资料
PDF描述
25LC128T-E/SM IC EEPROM 128KBIT 10MHZ 8SOIC
XC6SLX75T-3FGG676I IC FPGA SPARTAN 6 74K 676FGGBGA
25LC128-E/SN IC EEPROM 128KBIT 10MHZ 8SOIC
AMC30DRYS-S734 CONN EDGECARD 60POS DIP .100 SLD
12600-S-10 THUMBSCREW LOCK SDR SHELL 0.18"
相关代理商/技术参数
参数描述
XC6SLX75T-3FGG484C 功能描述:IC FPGA SPARTAN 6 74K 484FGGBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan® 6 LXT 产品变化通告:Step Intro and Pkg Change 11/March/2008 标准包装:1 系列:Virtex®-5 SXT LAB/CLB数:4080 逻辑元件/单元数:52224 RAM 位总计:4866048 输入/输出数:480 门数:- 电源电压:0.95 V ~ 1.05 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:1136-BBGA,FCBGA 供应商设备封装:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC6SLX75T-3FGG484I 功能描述:IC FPGA SPARTAN 6 74K 484FGGBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan® 6 LXT 产品变化通告:Step Intro and Pkg Change 11/March/2008 标准包装:1 系列:Virtex®-5 SXT LAB/CLB数:4080 逻辑元件/单元数:52224 RAM 位总计:4866048 输入/输出数:480 门数:- 电源电压:0.95 V ~ 1.05 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:1136-BBGA,FCBGA 供应商设备封装:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC6SLX75T-3FGG676C 功能描述:IC FPGA SPARTAN 6 74K 676FGGBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan® 6 LXT 产品变化通告:Step Intro and Pkg Change 11/March/2008 标准包装:1 系列:Virtex®-5 SXT LAB/CLB数:4080 逻辑元件/单元数:52224 RAM 位总计:4866048 输入/输出数:480 门数:- 电源电压:0.95 V ~ 1.05 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:1136-BBGA,FCBGA 供应商设备封装:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC6SLX75T-3FGG676I 功能描述:IC FPGA SPARTAN 6 74K 676FGGBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan® 6 LXT 产品变化通告:Step Intro and Pkg Change 11/March/2008 标准包装:1 系列:Virtex®-5 SXT LAB/CLB数:4080 逻辑元件/单元数:52224 RAM 位总计:4866048 输入/输出数:480 门数:- 电源电压:0.95 V ~ 1.05 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:1136-BBGA,FCBGA 供应商设备封装:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC6SLX75T-4CSG484C 功能描述:IC FPGA SPARTAN 6 74K 484CSGBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan® 6 LXT 标准包装:1 系列:Kintex-7 LAB/CLB数:25475 逻辑元件/单元数:326080 RAM 位总计:16404480 输入/输出数:350 门数:- 电源电压:0.97 V ~ 1.03 V 安装类型:表面贴装 工作温度:0°C ~ 85°C 封装/外壳:900-BBGA,FCBGA 供应商设备封装:900-FCBGA(31x31) 其它名称:122-1789