参数资料
型号: XCS10-3VQ100I
厂商: Xilinx Inc
文件页数: 4/83页
文件大小: 0K
描述: IC FPGA 5V I-TEMP 100-VQFP
产品变化通告: Spartan,Virtex FPGA/SCD Discontinuation 18/Oct/2010
标准包装: 90
系列: Spartan®
LAB/CLB数: 196
逻辑元件/单元数: 466
RAM 位总计: 6272
输入/输出数: 77
门数: 10000
电源电压: 4.5 V ~ 5.5 V
安装类型: 表面贴装
工作温度: -40°C ~ 100°C
封装/外壳: 100-TQFP
供应商设备封装: 100-VQFP(14x14)
Spartan and Spartan-XL FPGA Families Data Sheet
12
DS060 (v2.0) March 1, 2013
Product Specification
R
Product Obsolete/Under Obsolescence
Double-Length Lines
The double-length lines consist of a grid of metal segments,
each twice as long as the single-length lines: they run past
two CLBs before entering a PSM. Double-length lines are
grouped in pairs with the PSMs staggered, so that each line
goes through a PSM at every other row or column of CLBs
(see Figure 8).
There are four vertical and four horizontal double-length
lines associated with each CLB. These lines provide faster
signal routing over intermediate distances, while retaining
routing flexibility.
Longlines
Longlines form a grid of metal interconnect segments that
run the entire length or width of the array. Longlines are
intended for high fan-out, time-critical signal nets, or nets
that are distributed over long distances.
Each Spartan/XL device longline has a programmable split-
ter switch at its center. This switch can separate the line into
two independent routing channels, each running half the
width or height of the array.
Routing connectivity of the longlines is shown in Figure 8.
The longlines also interface to some 3-state buffers which is
I/O Routing
Spartan/XL devices have additional routing around the IOB
ring. This routing is called a VersaRing. The VersaRing facil-
itates pin-swapping and redesign without affecting board
layout. Included are eight double-length lines, and four long-
lines.
Global Nets and Buffers
The Spartan/XL devices have dedicated global networks.
These networks are designed to distribute clocks and other
high fanout control signals throughout the devices with min-
imal skew.
Four vertical longlines in each CLB column are driven exclu-
sively by special global buffers. These longlines are in addi-
tion to the vertical longlines used for standard interconnect.
In the 5V Spartan devices, the four global lines can be
driven by either of two types of global buffers; Primary
Global buffers (BUFGP) or Secondary Global buffers
(BUFGS). Each of these lines can be accessed by one par-
ticular Primary Global buffer, or by any of the Secondary
Global buffers, as shown in Figure 11. In the 3V
Spartan-XL devices, the four global lines can be driven by
any of the eight Global Low-Skew Buffers (BUFGLS). The
clock pins of every CLB and IOB can also be sourced from
local interconnect.
Figure 10: Programmable Switch Matrix
Six Pass Transistors Per
Switch Matrix Interconnect Point
DS060_10_081100
相关PDF资料
PDF描述
XCS10-3VQ100C IC FPGA 5V C-TEMP 100-VQFP
XCS10-3TQ144C IC FPGA 5V C-TEMP 144-TQFP
XCS10-3PC84C IC FPGA 5V C-TEMP 84-PLCC
XCS05XL-5VQ100C IC FPGA 3.3V C-TEMP 100-VQFP
XCS05XL-5PC84C IC FPGA 3.3V C-TEMP 84-PLCC
相关代理商/技术参数
参数描述
XCS10-3VQ144C 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS10-3VQ144I 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS10-3VQ208C 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS10-3VQ208I 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS10-3VQ240C 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays