参数资料
型号: XCS10-3VQ100I
厂商: Xilinx Inc
文件页数: 5/83页
文件大小: 0K
描述: IC FPGA 5V I-TEMP 100-VQFP
产品变化通告: Spartan,Virtex FPGA/SCD Discontinuation 18/Oct/2010
标准包装: 90
系列: Spartan®
LAB/CLB数: 196
逻辑元件/单元数: 466
RAM 位总计: 6272
输入/输出数: 77
门数: 10000
电源电压: 4.5 V ~ 5.5 V
安装类型: 表面贴装
工作温度: -40°C ~ 100°C
封装/外壳: 100-TQFP
供应商设备封装: 100-VQFP(14x14)
Spartan and Spartan-XL FPGA Families Data Sheet
DS060 (v2.0) March 1, 2013
13
Product Specification
R
Product Obsolete/Under Obsolescence
The four Primary Global buffers offer the shortest delay and
negligible skew. Four Secondary Global buffers have
slightly longer delay and slightly more skew due to poten-
tially heavier loading, but offer greater flexibility when used
to drive non-clock CLB inputs. The eight Global Low-Skew
buffers in the Spartan-XL devices combine short delay, neg-
ligible skew, and flexibility.
The Primary Global buffers must be driven by the semi-ded-
icated pads (PGCK1-4). The Secondary Global buffers can
be sourced by either semi-dedicated pads (SGCK1-4) or
internal nets. Each corner of the device has one Primary
buffer and one Secondary buffer. The Spartan-XL family
has eight global low-skew buffers, two in each corner. All
can be sourced by either semi-dedicated pads (GCK1-8) or
internal nets.
Using the library symbol called BUFG results in the software
choosing the appropriate clock buffer, based on the timing
requirements of the design. A global buffer should be spec-
ified for all timing-sensitive global signal distribution. To use
a global buffer, place a BUFGP (primary buffer), BUFGS
(secondary buffer), BUFGLS (Spartan-XL family global
low-skew buffer), or BUFG (any buffer type) element in a
schematic or in HDL code.
Advanced Features Description
Distributed RAM
Optional modes for each CLB allow the function generators
(F-LUT and G-LUT) to be used as Random Access Memory
(RAM).
Read and write operations are significantly faster for this
on-chip RAM than for off-chip implementations. This speed
advantage is due to the relatively short signal propagation
delays within the FPGA.
Memory Configuration Overview
There are two available memory configuration modes: sin-
gle-port RAM and dual-port RAM. For both these modes,
write operations are synchronous (edge-triggered), while
read operations are asynchronous. In the single-port mode,
a single CLB can be configured as either a 16 x 1, (16 x 1)
x 2, or 32 x 1 RAM array. In the dual-port mode, a single
CLB can be configured only as one 16 x 1 RAM array. The
different CLB memory configurations are summarized in
Table 8. Any of these possibilities can be individually pro-
grammed into a Spartan/XL FPGA CLB.
Figure 11: 5V Spartan Family Global Net Distribution
X4
ds060_11_080400
X4
4
One BUFGP
per Global Line
One BUFGP
per Global Line
Any BUFGS
BUFGP
PGCK4
SGCK4
PGCK3
SGCK3
BUFGS
BUFGP
BUFGS
IOB
BUFGS
BUFGP
SGCK1
PGCK1
SGCK2
PGCK2
IOB
X4
locals
4
CLB
locals
CLB
locals
Table 8: CLB Memory Configurations
Mode
16 x 1
(16 x 1) x 2
32 x 1
Single-Port
√√
Dual-Port
相关PDF资料
PDF描述
XCS10-3VQ100C IC FPGA 5V C-TEMP 100-VQFP
XCS10-3TQ144C IC FPGA 5V C-TEMP 144-TQFP
XCS10-3PC84C IC FPGA 5V C-TEMP 84-PLCC
XCS05XL-5VQ100C IC FPGA 3.3V C-TEMP 100-VQFP
XCS05XL-5PC84C IC FPGA 3.3V C-TEMP 84-PLCC
相关代理商/技术参数
参数描述
XCS10-3VQ144C 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS10-3VQ144I 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS10-3VQ208C 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS10-3VQ208I 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS10-3VQ240C 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays