- 您现在的位置：买卖IC网 > PDF目录16499 > XR16M564IV-0A-EVB (Exar Corporation)EVAL BOARD FOR XR16M564-A 64LQFP PDF资料下载
参数资料
| 型号： | XR16M564IV-0A-EVB |
| 厂商： | Exar Corporation |
| 文件页数： | 55/55页 |
| 文件大小： | 0K |
| 描述： | EVAL BOARD FOR XR16M564-A 64LQFP |
| 标准包装： | 1 |
| 系列： | * |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页当前第55页
XR16M564/564D
9
REV. 1.0.0
1.62V TO 3.63V QUAD UART WITH 32-BYTE FIFO
1.0
PRODUCT DESCRIPTION
The XR16M564 (M564) integrates the functions of 4 enhanced 16C550 Universal Asynchrounous Receiver
and Transmitter (UART). Each UART is independently controlled and has its own set of device configuration
registers. The configuration registers set is 16550 UART compatible for control, status and data transfer.
Additionally, each UART channel has 32 bytes of transmit and receive FIFOs, automatic RTS/CTS hardware
flow control, automatic Xon/Xoff and special character software flow control, infrared encoder and decoder
(IrDA ver 1.0), programmable fractional baud rate generator with a prescaler of dividing by 1 or 4, and data rate
up to 16 Mbps. The XR16M564 can operate from 1.62 to 3.63 volts. The M564 is fabricated with an advanced
CMOS process.
Enhanced FIFO
The M564 QUART provides a solution that supports 32 bytes of transmit and receive FIFO memory, instead of
16 bytes in the ST16C554, or one byte in the ST16C454. The M564 is designed to work with high performance
data communication systems, that require fast data processing time. Increased performance is realized in the
M564 by the larger transmit and receive FIFOs, FIFO trigger level control and automatic flow control
mechanism. This allows the external processor to handle more networking tasks within a given time. For
example, the ST16C554 with a 16 byte FIFO, unloads 16 bytes of receive data in 1.53 ms (This example uses
a character length of 11 bits, including start/stop bits at 115.2Kbps). This means the external CPU will have to
service the receive FIFO at 1.53 ms intervals. However with the 32 byte FIFO in the M564, the data buffer will
not require unloading/loading for 3.1 ms. This increases the service interval giving the external CPU additional
time for other applications and reducing the overall UART interrupt servicing time. In addition, the
programmable FIFO level trigger interrupt and automatic hardware/software flow control is uniquely provided
for maximum data throughput performance especially when operating in a multi-channel system. The
combination of the above greatly reduces the CPU’s bandwidth requirement, increases performance, and
reduces power consumption.
Data Rate
The M564 is capable of operation up to 16 Mbps at 3.3V with 4Xinternal sampling clock rate. The device can
operate at 3.3V with a crystal oscillator of up to 24 MHz crystal on pins XTAL1 and XTAL2, or external clock
source of 64 MHz on XTAL1 pin. With a typical crystal of 14.7456 MHz and through a software option, the user
can set the prescaler bit and sampling rate for data rates of up to 3.68 Mbps.
Enhanced Features
The rich feature set of the M564 is available through the internal registers. Automatic hardware/software flow
control, selectable transmit and receive FIFO trigger levels, selectable baud rates, infrared encoder/decoder
interface, modem interface controls, and a sleep mode are all standard features. MCR bit-5 provides a facility
for turning off (Xon) software flow control with any incoming (RX) character. In the 16 mode INTSEL and MCR
bit-3 can be configured to provide a software controlled or continuous interrupt capability.
For backward
compatibility to the ST16C654, the 64-pin LQFP does not have the INTSEL pin. Instead, two different LQFP
packages are offered. The XR16M564DIV operates in the continuous interrupt enable mode by internally
bonding INTSEL to VCC. The XR16M564IV operates in conjunction with MCR bit-3 by internally bonding
INTSEL to GND.
The XR16M564 offers a clock prescaler select pin to allow system/board designers to preset the default baud
rate table on power up. The CLKSEL pin selects the div-by-1 or div-by-4 prescaler for the baud rate generator.
It can then be overridden following initialization by MCR bit-7.
相关PDF资料 |
PDF描述 |
|---|---|
| VI-J2H-EZ-S | CONVERTER MOD DC/DC 52V 25W |
| 2-5504971-8 | CA 62.5/125 LDDZP SCDUP SCDUP |
| EEC08DRAS-S734 | CONN EDGECARD 16POS .100 R/A PCB |
| CB5000-000 | HEAT SHRINK TUBING |
| XR16M654IQ100-0B-EB | EVAL BOARD FOR XR16M654-B 100QFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XR16M564IV-0B-EVB | 功能描述:界面开发工具 Eval Board for XR16M564IV-0B RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V |
| XR16M564IV64 | 制造商:EXAR 制造商全称:EXAR 功能描述:1.62V TO 3.63V QUAD UART WITH 32-BYTE FIFO |
| XR16M564IV64-F | 功能描述:UART 接口集成电路 UART RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
| XR16M564IV80 | 制造商:EXAR 制造商全称:EXAR 功能描述:1.62V TO 3.63V QUAD UART WITH 32-BYTE FIFO |
| XR16M564IV80-0A-EB | 功能描述:界面开发工具 Eval Board for XR16M564IV80-0A RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V |
发布紧急采购，3分钟左右您将得到回复。