- 您现在的位置：买卖IC网 > PDF目录1975 > XR17V354IB176-F (Exar Corporation)IC UART PCIE 256B QUAD 176FPBGA PDF资料下载
参数资料
| 型号： | XR17V354IB176-F |
| 厂商： | Exar Corporation |
| 文件页数： | 40/66页 |
| 文件大小： | 0K |
| 描述： | IC UART PCIE 256B QUAD 176FPBGA |
| 产品培训模块： | PCIe UARTs |
| 标准包装： | 160 |
| 特点： | * |
| 通道数： | 4，QUART |
| FIFO's： | 256 字节 |
| 规程： | RS485 |
| 电源电压： | 3.3V |
| 带自动流量控制功能： | 是 |
| 带IrDA 编码器/解码器： | 是 |
| 带故障启动位检测功能： | 是 |
| 带调制解调器控制功能： | 是 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 176-LFBGA |
| 供应商设备封装： | 176-FPBGA（13x13） |
| 包装： | 托盘 |
| 其它名称： | 1016-1472 XR17V354IB176-F-ND |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页当前第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页
XR17V354
45
REV. 1.0.3
HIGH PERFORMANCE QUAD PCI-EXPRESS UART
3.7.2
Receiver Operation with FIFO
FIGURE 16. RECEIVER OPERATION IN FIFO AND FLOW CONTROL MODE
Receive Data Shift
Register (RSR)
16X or 8X or 4X
Clock
Er
ro
rFl
ag
s
(2
56-s
ets)
Er
ro
rFl
ag
si
n
LS
R
b
its
4:2
256 bytes by
11-bits wide FIFO
Receive Data Characters
FIFO Trigger=128
Example:
- FIFO trigger level set at 128 bytes
- RTS/DTR hyasteresis set at +/-32 chars.
Data fills to 160
Data falls to 96
Data Bit
Validation
Receive Data
FIFO
(256-byte)
Receive
Data
Receive Data
Byte and Errors
RHR Interrupt (ISR bit-2) is programmed
at FIFO trigger level (RXTRG).
FIFO is Enable by FCR bit-0=1
RTS#/DTR# de-asserts when data fills above
the trigger level to suspend remote transmitter.
Enable by EFR bit-6=1, MCR bit-2.
RTS#/DTR# re-asserts when data falls below
the trigger level to restart remote transmitter.
Enable by EFR bit-6=1, MCR bit-2.
3.7.3
Normal Multidrop (9-bit) Mode
Normal multidrop mode is enabled when DLD[6] = 1 and EFR[5] = 0 (Special Character Detect disabled). The
receiver is set to Force Parity 0 (LCR[5:3] = ’111’) in order to detect address bytes.
With the receiver initially disabled (MSR[2] = 1), it ignores all the data bytes (parity bit = 0) until an address byte
is received (parity bit = 1). This address byte will cause the UART to set the parity error. The UART will
generate an LSR interrupt and place the address byte in the RX FIFO. The software then examines the byte
and enables the receiver if the address matches its slave address, otherwise, it does not enable the receiver.
If the receiver has been enabled, the receiver will receive the subsequent data. If an address byte is received,
it will generate an LSR interrupt. The software again examines the byte and if the address matches its slave
address, it does not have to do anything. If the address does not match its slave address, then the receiver
should be disabled.
3.7.4
Auto Address Detection Mode
Auto address detection mode is enabled when DLD[6] = 1 and EFR bit-5 = 1 (Special Character Detect
enabled). The receiver is set to Force Parity 0 (LCR[5:3] = ’111’) in order to detect address bytes. The desired
slave address will need to be written into the XOFF2 register. The receiver will monitor all incoming address
bytes and compare with the programmed character in the XOFF2 register. If the received byte is a data byte or
an address byte that does not match the programmed character in the XOFF2 register, the receiver will discard
the data. Upon receiving an address byte that matches the XOFF2 character, the receiver will be automatically
enabled if not already enabled, and the address character is pushed into the RX FIFO along with the parity bit
(in place of the parity error bit). The receiver also generates an LSR interrupt. The receiver will then receive
the subsequent data. If another address byte is received and this address does not match the programmed
XOFF2 character, then the receiver will automatically be disabled and all subsequent data is ignored until there
is another address byte match with XOFF2.
相关PDF资料 |
PDF描述 |
|---|---|
| XR17V358IB176-F | IC UART PCIE OCTAL 176FPBGA |
| XR19L200IL32-F | IC UART/TXRX RS232 32QFN |
| XR19L202IL48-F | IC UART/TXRX RS232 48QFN |
| XR19L210IL40-F | IC UART/TXRX RS232 40QFN |
| XR19L212IL48-F | IC UART/TXRX RS232 48QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XR17V354IB-E4-EVB | 功能描述:界面开发工具 Eval Board for XR17V354IB-E4 RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V |
| XR17V354IB-E8-EVB | 功能描述:界面开发工具 Eval Board for XR17V354IB-E8 RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V |
| XR17V358 | 制造商:EXAR 制造商全称:EXAR 功能描述:HIGH PERFORMANCE OCTAL PCI EXPRESS UART |
| XR17V358IB-0A-EVB | 功能描述:界面开发工具 Eval Board for XR17V358IB-0A RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V |
| XR17V358IB176-F | 功能描述:UART 接口集成电路 8 Channel PCIe UART w/256 Byte FIFO RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。