参数资料
型号: XRT73LC04AIV-F
厂商: Exar Corporation
文件页数: 3/64页
文件大小: 0K
描述: IC LIU E3/DS3/STS-1 4CH 144LQFP
标准包装: 60
类型: 线路接口装置(LIU)
驱动器/接收器数: 4/4
规程: DS3,E3,STS-1
电源电压: 3.135 V ~ 3.465 V
安装类型: 表面贴装
封装/外壳: 144-LQFP
供应商设备封装: 144-LQFP(20x20)
包装: 托盘
XRT73LC04A
.
7
REV. 1.0.2
4 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT
80
88
101
93
RTIP_0
RTIP_1
RTIP_2
RTIP_3
I
Receive TIP Input - Channel (n):
This input pin along with RRing_(n) is used to receive the bipolar line sig-
nal from the Remote DS3/E3/STS-1 Terminal.
82
90
99
91
REQEN_0
REQEN_1
REQEN_2
REQEN_3
I
Receive Equalization Enable Input - Channel (n):
Setting this input pin "High" enables the Internal Receive Equalizer
within Channel (n). Setting this pin "Low" disables the Internal Receive
Equalizer. The guidelines for enabling and disabling the Receive Equal-
izer are described in Section 3.2.
NOTE: This pin is ignored and should be tied to GND if the XRT73LC04A
is going to be operating in the HOST Mode, (internally pulled-down).
110
RxClkINV
I
Invert RxClk_(n) Output - Select:
The function of this pin depends upon the mode of operation.
Hardware Mode - Invert RxClk Output Select:
Setting this input pin "High" configures the Receive Section of all Chan-
nels to invert their RxClk_(n) clock output signals.
Setting this pin "Low" configures Channel(n) to output the recovered
data via the RPOS_(n) and RNEG_(n) output pins on the rising edge of
RxClk_(n).
Setting this input pin "High" configures Channel (n) to output the recov-
ered data via the RPOS_(n) and RNEG_(n) output pins on the falling
edge of RxClk_(n).
NOTE: This pin is internally pulled “High”.
RECEIVE INTERFACE
PIN #
NAME
TYPE
DESCRIPTION
CLOCK INTERFACE
PIN #
NAME
TYPE
DESCRIPTION
66
57
115
123
EXClk_0
EXClk_1
EXClk_2
EXClk_3
I
External Reference Clock Input - Channel (n):
Apply a 34.368 MHz clock signal for E3 applications, a 44.736 MHz clock
signal for DS3 applications or a 51.84 MHz clock signal for SONET STS-
1 applications.
The Channel (n) Clock Recovery PLL uses this signal as a Reference
Signal for Declaring and Clearing the Receive Loss of Lock Alarm. The
Clock recovery PLL also generates the exact clock for the LIU.
It is permissible to use the same clock that drives the TxClk_(n) input
pin.
It is permissible to operate the four Channels at different data rates.
相关PDF资料
PDF描述
XRT73R06IB-F IC LIU E3/DS3/STS-1 6CH 217BGA
XRT73R12IB-L IC LIU E3/DS3/STS-1 12CH 420TBGA
XRT75L00DIV-F IC LIU E3/DS3/STS-1 SGL 52TQFP
XRT75L00IV-F IC LIU E3/DS3/STS-1 SGL 52TQFP
XRT75L02DIV-F IC LIU E3/DS3/STS-1 2CH 100TQFP
相关代理商/技术参数
参数描述
XRT73R06 制造商:EXAR 制造商全称:EXAR 功能描述:SIX CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT
XRT73R06ES 功能描述:网络控制器与处理器 IC RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
XRT73R06IB 功能描述:外围驱动器与原件 - PCI RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray
XRT73R06IB-F 功能描述:外围驱动器与原件 - PCI RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray
XRT73R12 制造商:EXAR 制造商全称:EXAR 功能描述:TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT