参数资料
| 型号： | XRT73LC04AIV-F |
| 厂商： | Exar Corporation |
| 文件页数： | 45/64页 |
| 文件大小： | 0K |
| 描述： | IC LIU E3/DS3/STS-1 4CH 144LQFP |
| 标准包装： | 60 |
| 类型： | 线路接口装置（LIU） |
| 驱动器/接收器数： | 4/4 |
| 规程： | DS3，E3，STS-1 |
| 电源电压： | 3.135 V ~ 3.465 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 144-LQFP |
| 供应商设备封装： | 144-LQFP（20x20） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页当前第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页
XRT73LC04A
II
REV. 1.0.2
4 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT
1.0 SELECTING THE DATA RATE ............................................................................................................... 25
1.1 CONFIGURING CHANNEL(N) ............................................................................................................ 25
Table 2:Hexadecimal Addresses and Bit Formats of XRT73LC04A Command Registers ............................ 26
Table 3:Selecting the Data Rate for Channel(n) via the E3_(n) and STS-1/DS3_(n) input pins (Hardware Mode)
27
COMMAND REGISTER, CR4-(N) ........................................................................................................... 27
Table 4:Selecting the Data Rate for Channel(n) via the STS-1/DS3_(n) and the E3_(n) bit-fields within the Ap-
propriate Command Register (HOST Mode) ..................................................................................... 27
2.0 THE TRANSMIT SECTION ...................................................................................................................... 28
2.1 THE TRANSMIT LOGIC BLOCK ......................................................................................................... 28
Accepting Dual-Rail Data from the Terminal Equipment ................................................................... 28
Figure 14. The typical interface for the Transmission of Data in a Dual-Rail Format from the Transmitting Ter-
minal Equipment to the Transmit Section of a channel .................................................................... 28
Figure 15.The XRT73LC04A Samples the data on the TPData and TNData input pins ................................ 28
Accepting Single-Rail Data from the Terminal Equipment ................................................................ 29
COMMAND REGISTER CR3-(N) ............................................................................................................ 29
Figure 16.The Behavior of the TPData and TxClk Input Sgnals, while the Transmit Logic Block is Accepting Sin-
gle-Rail Data from the Terminal Equipment ..................................................................................... 29
2.2 THE TRANSMIT CLOCK DUTY CYCLE ADJUST CIRCUITRY ................................................................. 29
2.3 THE HDB3/B3ZS ENCODER BLOCK ............................................................................................... 29
B3ZS Encoding .................................................................................................................................. 29
Figure 17.An Example of B3ZS Encoding ...................................................................................................... 30
HDB3 Encoding ................................................................................................................................. 30
Figure 18.An Example of HDB3 Encoding ..................................................................................................... 30
Disabling the HDB3/B3ZS Encoder ................................................................................................... 30
COMMAND REGISTER CR3-(N) ............................................................................................................ 31
2.4 THE TRANSMIT PULSE SHAPING CIRCUITRY .................................................................................... 31
Figure 19.The Bellcore GR-499-CORE Transmit Output Pulse Template for DS3 Applications .................... 31
Figure 20.The Bellcore GR-253-CORE Transmit Output Pulse Template for SONET STS-1 Applications ... 32
Enabling the Transmit Line Build-Out Circuit ..................................................................................... 32
COMMAND REGISTER, CR1-(N) ........................................................................................................... 32
Disabling the Transmit Line Build-Out Circuit .................................................................................... 32
COMMAND REGISTER, CR1-(N) ........................................................................................................... 33
Design Guideline for Setting the Transmit Line Build-Out Circuit ...................................................... 33
The Transmit Line Build-Out Circuit and E3 Applications .................................................................. 33
2.5 INTERFACING THE TRANSMIT SECTIONS OF THE XRT73LC04A TO THE LINE ................................... 33
Figure 21.Recommended Schematic for Interfacing the Transmit Section of the XRT73LC04A to the Line . 33
TRANSFORMER RECOMMENDATIONS .................................................................................................... 34
3.0 THE RECEIVE SECTION ......................................................................................................................... 35
3.1 INTERFACING THE RECEIVE SECTIONS OF THE XRT73LC04A TO THE LINE ..................................... 35
Figure 22.Recommended Schematic for Interfacing the Receive Section of the XRT73LC04A to the Line (Trans-
former-Coupling) .............................................................................................................................. 35
3.2 THE RECEIVE EQUALIZER BLOCK ................................................................................................... 36
Figure 23.The Typical Application for the System Installer ............................................................................ 36
Guidelines for Setting the Receive Equalizer ................................................................................... 36
相关PDF资料 |
PDF描述 |
|---|---|
| XRT73R06IB-F | IC LIU E3/DS3/STS-1 6CH 217BGA |
| XRT73R12IB-L | IC LIU E3/DS3/STS-1 12CH 420TBGA |
| XRT75L00DIV-F | IC LIU E3/DS3/STS-1 SGL 52TQFP |
| XRT75L00IV-F | IC LIU E3/DS3/STS-1 SGL 52TQFP |
| XRT75L02DIV-F | IC LIU E3/DS3/STS-1 2CH 100TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XRT73R06 | 制造商:EXAR 制造商全称:EXAR 功能描述:SIX CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT |
| XRT73R06ES | 功能描述:网络控制器与处理器 IC RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| XRT73R06IB | 功能描述:外围驱动器与原件 - PCI RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
| XRT73R06IB-F | 功能描述:外围驱动器与原件 - PCI RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
| XRT73R12 | 制造商:EXAR 制造商全称:EXAR 功能描述:TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT |
发布紧急采购，3分钟左右您将得到回复。