参数资料
| 型号： | XRT83SL28IV-F |
| 厂商： | Exar Corporation |
| 文件页数： | 43/47页 |
| 文件大小： | 0K |
| 描述： | IC LIU SH E1 8CH 144TQFP |
| 标准包装： | 60 |
| 类型： | 线路接口装置（LIU） |
| 驱动器/接收器数： | 8/8 |
| 规程： | T1，E1，J1 |
| 电源电压： | 3.135 V ~ 3.465 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 144-LQFP |
| 供应商设备封装： | 144-TQFP（20x20） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页当前第43页第44页第45页第46页第47页
xr
XRT83SL28
REV. 1.0.0
8-CHANNEL E1 SHORT-HAUL LINE INTERFACE UNIT
I
TABLE OF CONTENTS
GENERAL DESCRIPTION................................................................................................. 1
APPLICATIONS........................................................................................................................................... 1
FIGURE 1. HOST MODE BLOCK DIAGRAM OF THE XRT83SL28 ......................................................................................................... 1
FIGURE 2. HARDWARE MODE BLOCK DIAGRAM OF THE XRT83SL28 ................................................................................................ 2
FEATURES
..................................................................................................................................................... 3
PRODUCT ORDERING INFORMATION.................................................................................................. 3
FIGURE 3. PIN OUT OF THE XRT83SL28 ......................................................................................................................................... 4
TABLE OF CONTENTS ............................................................................................................ I
PIN DESCRIPTIONS .......................................................................................................... 5
SERIAL MICROPROCESSOR INTERFACE............................................................................................................ 5
RECEIVER SECTION ....................................................................................................................................... 6
TRANSMITTER SECTION.................................................................................................................................. 7
CONTROL FUNCTION...................................................................................................................................... 8
POWER AND GROUND (HOST AND HARDWARE MODES).................................................................................... 9
HARDWARE MODE INTERFACE
....................................................................................................................... 10
1.0 RECEIVE PATH LINE INTERFACE .................................................................................................... 14
FIGURE 4. SIMPLIFIED BLOCK DIAGRAM OF THE RECEIVE PATH LINE TERMINATION (RTIP/RRING)................................................. 14
1.1 INTERNAL TERMINATION ............................................................................................................................ 14
TABLE 1: SELECTING THE INTERNAL IMPEDANCE ............................................................................................................................. 14
FIGURE 5. TYPICAL CONNECTION DIAGRAM USING INTERNAL TERMINATION.................................................................................... 14
1.2 PEAK DETECTOR/DATA SLICER ................................................................................................................. 15
1.3 CLOCK AND DATA RECOVERY ................................................................................................................... 15
FIGURE 6. RECEIVE DATA UPDATED ON THE RISING EDGE OF RCLK .............................................................................................. 15
FIGURE 7. RECEIVE DATA UPDATED ON THE FALLING EDGE OF RCLK ............................................................................................ 15
TABLE 2: TIMING SPECIFICATIONS FOR RCLK/RPOS/RNEG .......................................................................................................... 15
1.4 RECEIVE SENSITIVITY .................................................................................................................................. 16
FIGURE 8. TEST CONFIGURATION FOR MEASURING RECEIVE SENSITIVITY........................................................................................ 16
1.5 GENERAL ALARM DETECTION AND INTERRUPT GENERATION ............................................................ 16
1.5.1 RLOS (RECEIVER LOSS OF SIGNAL)...................................................................................................................... 17
1.5.2 AIS (ALARM INDICATION SIGNAL) .......................................................................................................................... 17
1.5.3 LCV (LINE CODE VIOLATION DETECTION) ............................................................................................................ 17
1.6 RECEIVE JITTER ATTENUATOR .................................................................................................................. 17
1.7 HDB3 DECODER ............................................................................................................................................ 18
1.8 ARAOS (AUTOMATIC RECEIVE ALL ONES) ............................................................................................... 18
FIGURE 9. SIMPLIFIED BLOCK DIAGRAM OF THE ARAOS FUNCTION ................................................................................................ 18
1.9 RPOS/RNEG/RCLK ........................................................................................................................................ 18
FIGURE 10. SINGLE RAIL MODE WITH A FIXED REPEATING "0011" PATTERN................................................................................... 18
FIGURE 11. DUAL RAIL MODE WITH A FIXED REPEATING "0011" PATTERN...................................................................................... 19
2.0 TRANSMIT PATH LINE INTERFACE ................................................................................................. 20
FIGURE 12. SIMPLIFIED BLOCK DIAGRAM OF THE TRANSMIT PATH................................................................................................... 20
2.1 TCLK/TPOS/TNEG DIGITAL INPUTS ............................................................................................................ 20
FIGURE 13. TRANSMIT DATA SAMPLED ON FALLING EDGE OF TCLK ............................................................................................... 20
FIGURE 14. TRANSMIT DATA SAMPLED ON RISING EDGE OF TCLK ................................................................................................. 20
TABLE 3: TIMING SPECIFICATIONS FOR TCLK/TPOS/TNEG ........................................................................................................... 21
2.2 HDB3 ENCODER ............................................................................................................................................ 21
TABLE 4: EXAMPLES OF HDB3 ENCODING...................................................................................................................................... 21
2.3 TRANSMIT JITTER ATTENUATOR ............................................................................................................... 21
TABLE 5: MAXIMUM GAP WIDTH FOR MULTIPLEXER/MAPPER APPLICATIONS .................................................................................... 21
2.4 TAOS (TRANSMIT ALL ONES) ..................................................................................................................... 22
FIGURE 15. TAOS (TRANSMIT ALL ONES)ATAOS (AUTOMATIC TRANSMIT ALL ONES) .................................................................... 22
2.5 ATAOS (AUTOMATIC TRANSMIT ALL ONES) ............................................................................................ 22
FIGURE 16. SIMPLIFIED BLOCK DIAGRAM OF THE ATAOS FUNCTION............................................................................................... 22
2.6 TRANSMITTER POWER DOWN IN HARDWARE MODE ............................................................................. 22
2.7 DMO (DRIVER MONITOR OUTPUT) ............................................................................................................. 22
2.8 LINE TERMINATION (TTIP/TRING) ............................................................................................................... 23
FIGURE 17. TYPICAL CONNECTION DIAGRAM USING INTERNAL TERMINATION................................................................................... 23
3.0 E1 APPLICATIONS ............................................................................................................................. 24
3.1 LOOPBACK DIAGNOSTICS .......................................................................................................................... 24
相关PDF资料 |
PDF描述 |
|---|---|
| XRT83SL30IV-F | IC LIU T1/E1/J1 SGL 64TQFP |
| XRT83SL314IB-L | IC LIU SH T1/E1/J1 14CH 304TBGA |
| XRT83SL34IV-F | IC LIU T1/E1/J1 QUAD 128TQFP |
| XRT83SL38IB-F | IC LIU SH T1/E1/J1 OCTAL 225BGA |
| XRT83VL38IB-F | IC LIU SH T1/E1/J1 OCTAL 225BGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XRT83SL30 | 制造商:EXAR 制造商全称:EXAR 功能描述:SINGLE-CHANNEL T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR |
| XRT83SL30ES | 功能描述:外围驱动器与原件 - PCI 1 CHT1/E1 LIUSH RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
| XRT83SL30IV | 制造商:EXAR 制造商全称:EXAR 功能描述:SINGLE-CHANNEL T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR |
| XRT83SL30IV-F | 功能描述:网络控制器与处理器 IC RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| XRT83SL30IVTR-F | 功能描述:外围驱动器与原件 - PCI RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。