参数资料
| 型号： | XRT83SL30IV-F |
| 厂商： | Exar Corporation |
| 文件页数： | 1/76页 |
| 文件大小： | 0K |
| 描述： | IC LIU T1/E1/J1 SGL 64TQFP |
| 标准包装： | 160 |
| 类型： | 线路接口装置（LIU） |
| 驱动器/接收器数： | 1/1 |
| 规程： | T1，E1，J1 |
| 电源电压： | 3.135 V ~ 3.465 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-LQFP |
| 供应商设备封装： | 64-TQFP（10x10） |
| 包装： | 托盘 |
当前第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页
Exar Corporation 48720 Kato Road, Fremont CA, 94538 (510) 668-7000 FAX (510) 668-7017 www.exar.com
XRT83SL30
SINGLE-CHANNEL T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
JUNE 2006
REV. 1.0.1
GENERAL DESCRIPTION
The XRT83SL30 is a fully integrated single-channel
short-haul line interface unit for T1(1.544Mbps) 100
,
E1(2.048Mbps)
75
or 120 and J1 110
applications.
In T1 applications, the XRT83SL30 can generate five
transmit pulse shapes to meet the short-haul Digital
Cross-Connect (DSX-1) template requirements.
The
XRT83SL30
provides
both
Serial
Host
microprocessor interface and Hardware Mode for
programming and control. Both B8ZS and HDB3
encoding and decoding functions are included and
can be disabled as required. On-chip crystal-less jitter
attenuator with a 32 or 64 bit FIFO can be placed
either in the receive or the transmit path with loop
bandwidths of less than 3Hz. The XRT83SL30
provides a variety of loop-back and diagnostic
features as well as transmit driver short circuit
detection and receive loss of signal monitoring. It
supports internal impedance matching for 75
, 100,
110
and 120 for both transmitter and receiver. For
the receiver this is accomplished with internal
resistors or through the combination of one single
fixed value external resistor and programmable
internal resistors. In the absence of the power supply,
the transmit output and receive input are tri-stated
allowing for redundancy applications. The chip
includes an integrated programmable clock multiplier
that can synthesize T1 or E1 master clocks from a
variety of external clock sources.
APPLICATIONS
T1 Digital Cross-Connects (DSX-1)
ISDN Primary Rate Interface
CSU/DSU E1/T1/J1 Interface
T1/E1/J1 LAN/WAN Routers
Public switching Systems and PBX Interfaces
T1/E1/J1 Multiplexer and Channel Banks
FEATURES
(See Page 2)
FIGURE 1. BLOCK DIAGRAM OF THE XRT83SL30 T1/E1/J1 LIU (HOST MODE)
HW/HOST
CS
INT
ICT
TPOS / TDATA
TNEG / CODES
TCLK
QRPD
RCLK
RNEG / LCV
RPOS / RDATA
NLCD
RLOS
RTIP
RRING
MASTER CLOCK SYNTHESIZER
QRSS
PATTERN
GENERATOR
DMO
TTIP
TRING
TXON
HDB3/
B8ZS
ENCODER
TX/RX JITTER
ATTENUATOR
TIMING
CONTROL
TX FILTER
& PULSE
SHAPER
LINE
DRIVER
DRIVE
MONITOR
LOCAL
ANALOG
LOOPBACK
REMOTE
LOOPBACK
DIGITAL
LOOPBACK
HDB3/
B8ZS
DECODER
TX/RX JITTER
ATTENUATOR
TIMING &
DATA
RECOVERY
PEAK
DETECTOR
& SLICER
QRSS
DETECTOR
NETWORK
LOOP
DETECTOR
RX
EQUALIZER
CONTROL
AIS
DETECTOR
LOS
DETECTOR
LBO[3:0]
LOOPBACK
ENABLE
JA
SEL
ECT
NLCD ENABLE
QRSS ENABLE
SDO
SCLK
SDI
RESET
Serial Interface
TEST
TAOS
ENABLE
MCLKE1
MCLKT1
MCLKOUT
AISD
相关PDF资料 |
PDF描述 |
|---|---|
| XRT83SL314IB-L | IC LIU SH T1/E1/J1 14CH 304TBGA |
| XRT83SL34IV-F | IC LIU T1/E1/J1 QUAD 128TQFP |
| XRT83SL38IB-F | IC LIU SH T1/E1/J1 OCTAL 225BGA |
| XRT83VL38IB-F | IC LIU SH T1/E1/J1 OCTAL 225BGA |
| XRT83VSH28IB | IC LIU SH E1 OCTAL 225BGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XRT83SL30IVTR-F | 功能描述:外围驱动器与原件 - PCI RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
| XRT83SL314 | 制造商:EXAR 制造商全称:EXAR 功能描述:14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT |
| XRT83SL314_05 | 制造商:EXAR 制造商全称:EXAR 功能描述:14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT |
| XRT83SL314ES | 功能描述:LIN 收发器 14 CHT1/E1 LIUSH RoHS:否 制造商:NXP Semiconductors 工作电源电压: 电源电流: 最大工作温度: 封装 / 箱体:SO-8 |
| XRT83SL314IB | 功能描述:外围驱动器与原件 - PCI RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。