参数资料
| 型号： | XRT91L34IV |
| 厂商： | Exar Corporation |
| 文件页数： | 18/38页 |
| 文件大小： | 0K |
| 描述： | IC MULTIRATE CDR QUAD 128LQFP |
| 标准包装： | 72 |
| 类型： | 时钟和数据恢复（CDR），扇出缓冲器（分配），多路复用器 |
| PLL： | 是 |
| 主要目的： | SONET/SDH，STS，STM |
| 输入： | LVDS，LVPECL |
| 输出： | LVDS，LVPECL |
| 电路数： | 1 |
| 比率 - 输入:输出： | 1:2 |
| 差分 - 输入:输出： | 是/是 |
| 频率 - 最大： | 622.08MHz |
| 电源电压： | 1.71 V ~ 3.465 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 128-LQFP |
| 供应商设备封装： | 128-LQFP（14x14） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页
XRT91L34
25
REV. 1.0.1
QUAD CHANNEL MULTIRATE STS-12/3/1 AND STM-4/1/0 SONET/SDH CDR
4.2
16-BIT SERIAL DATA INPUT DESCRITPTION
The serial data input is sampled on the rising edge of SCLK. For read operations, the SDO signal is updated
on the falling edge of SCLK. The serial data must be applied to the serial port LSB first. The 16 bits of serial
data are described below.
4.2.1
R/W (SCLK1)
The first serial bit applied to the device SDI pin determines whether a Read or Write operation is desired. If the
R/W bit is set to “0”, the serial port is configured for a Write operation. If the R/W bit is set to “1”, the serial port
is configured for a Read operation.
4.2.2
A[5:0] (SCLK2 - SCLK7)
The next 6 SCLK cycles are used to provide the address to which a Read or Write operation will occur. A0
(LSB) must be sent to the SDI pin first followed by A1 and so forth until all 6 address bits have been sampled
by SCLK.
4.2.3
X (Dummy Bit SCLK8)
The dummy bit sampled by SCLK8 is used to allow sufficient time for the serial data output pin to update data
if the readback mode is selected by setting R/W = “1”. Therefore, the state of this bit is ignored and can hold
either “0” or “1” during both Read and Write operations.
4.2.4
D[7:0] (SCLK9 - SCLK16)
The next 8 SCLK cycles are used to provide the data to be written into the internal register chosen by the ad-
dress bits. D0 (LSB) must be sent to the SDI pin first followed by D1 and so forth until all 8 data bits have been
sampled by SCLK. Once 16 SCLK cycles have been complete, the data is held until CS is pulled “High”
whereby, the serial port latches the data into the selected internal register.
4.3
8-BIT SERIAL DATA OUTPUT DESCRIPTION
When R/W is set to “1” (Read operation) the serial data output is updated on the falling edge of SCLK8 -
SCLK16, D0 (LSB) is provided at the SDO pin on the falling edge of SCLK8, followed by D1 and so forth until
all 8 data bits have been updated after which the SDO output pin returns to a high impedance state until the
next read operation.
相关PDF资料 |
PDF描述 |
|---|---|
| MS3110P22-21P | CONN RCPT 21POS WALL MNT W/PINS |
| M83723/78W1005N | CONN PLUG 5POS STRAIGHT W/PINS |
| M83723/78R1005N | CONN PLUG 5POS STRAIGHT W/PINS |
| VE-JW0-MW-B1 | CONVERTER MOD DC/DC 5V 100W |
| VE-J1V-MW-B1 | CONVERTER MOD DC/DC 5.8V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XRT91L34IVF | 制造商:Exar Corporation 功能描述:CDR 51.84Mbps/155.52Mbps/622.08Mbps SONET/SDH 128-Pin LQFP 制造商:EXAR 功能描述:CDR 51.84Mbps/155.52Mbps/622.08Mbps SONET/SDH 128-Pin LQFP |
| XRT91L34IV-F | 功能描述:网络控制器与处理器 IC 8-Bit TTL 1.8V temp -45 to 85C;UART RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| XRT91L34IVTR | 功能描述:网络控制器与处理器 IC 4 CH OC-12/STM4 OC-3/STM1 CDR RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| XRT91L34IVTR-F | 功能描述:网络控制器与处理器 IC 4 CH OC-12/STM4 OC-3/STM1 CDR RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| XRT91L80 | 制造商:EXAR 制造商全称:EXAR 功能描述:2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER |
发布紧急采购，3分钟左右您将得到回复。