- 您现在的位置：买卖IC网 > PDF目录13597 > ZL2106ALCFTK (Intersil)IC REG BUCK SYNC ADJ 6A 36QFN PDF资料下载
参数资料
| 型号： | ZL2106ALCFTK |
| 厂商： | Intersil |
| 文件页数： | 26/29页 |
| 文件大小： | 0K |
| 描述： | IC REG BUCK SYNC ADJ 6A 36QFN |
| 标准包装： | 1,000 |
| 类型： | 降压（降压） |
| 输出类型： | 可调式 |
| 输出数： | 1 |
| 输出电压： | 0.54 V ~ 5.5 V |
| 输入电压： | 4.5 V ~ 14 V |
| PWM 型： | 电压模式 |
| 频率 - 开关： | 200kHz ~ 1MHz |
| 电流 - 输出： | 6A |
| 同步整流器： | 是 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 36-VFQFN 裸露焊盘 |
| 包装： | 带卷 (TR) |
| 供应商设备封装： | 36-QFN |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页
ZL2106
Revision History
The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you
have the latest Rev.
DATE
February, 01, 2013
March 31, 2011
December 16, 2010
December 15, 2010
November 30, 2010
July 9, 2010
July 1, 2010
REVISION
FN6852.6
FN6852.5
FN6852.4
FN6852.3
26
CHANGE
Removed obsolete parts, parts no longer scheduled for release and evaluation board from Ordering Information
table.
Updated Theta JC in Thermal Information from 1 to 1.7.
In “Absolute Maximum Ratings” on page 6, changed following from:
High-Side Supply Voltage for BST Pin . . . . . . . . . . . . . . . . . . . . . -0.3V to 30V
to:
High-Side Supply Voltage for BST Pin . . . . . . . . . . . . . . . . . . . . . -0.3V to 25V
ZL2106ALCF-01
ZL2106ALCFT-01
ZL2106ALCFTK-01
ZL2106ALCF
ZL2106ALCFT
ZL2106ALCFTK
Added corresponding Pb-free lead finish note (Note 2)
In “Voltage Margining” on page 22, changed the last sentence in the 2nd paragraph from "A safety feature prevents the
user from configuring the output voltage to exceed VNOM + 10% under any conditions." to "The ZL2106-01 allows 150%
margin limits."
Updated over temp note in MIN MAX columns of spec table from "Parameters with MIN and/or MAX limits are
100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not
production tested." to new standard "Compliance to datasheet limits is assured by one or more methods:
production test, characterization and/or design."
Removed Note "Limits established by characterization and are not production tested." and all references to it.
Added following statement to disclaimer on page 31: “This product is subject to a license from Power One, Inc.
related to digital power technology as set forth in U.S. Patent No. 7,000,125 and other related patents owned by
Power One, Inc. These license rights do not extend to stand-alone POL regulators unless a royalty is paid to Power
One, Inc.”
Text above Equation 13 changed
From: The reference device must be configured to have a minimum Time-On Delay of 10ms greater than the
member device as shown in Equation 13.
To: The reference device must be configured to have a minimum Time-On Delay and Time-On Rise as shown in
Equation 13.
Made correction to Equation 13 to read
From: tONDLY(REF) >/- tONRISE(REF) + 5ms
To: tON DLY(REF) ≥ tON DLY(MEM) + tON RISE(REF) + 5ms ≥ tON DLY(MEM) + 10ms
Figure 22, last row changed
From: 1.8 5 5 15 5
To: 0.8 5 5 15 5
Revamped Voltage Tracking Section adding details about the tracking feature. Changed in Page 1, 1st paragraph
"The ZL2106 is an innovative power conversion..." to "The ZL2106 is a digital power conversion..."
Made correction to Figure 19 - Connected SDA and SCL to Member device.
Made correction to Figure 23 by changing SDA and SCL labels in each device to “EN”. Added word “Enable” and
added labels CFG, SS, R1, R3, R2 and R4.
Changed in Voltage Tracking - Ratiometric on page 23 first sentence changed from:
“This mode configures the ZL2106 to ramp its output voltage at a rate that is a percentage of the voltage applied
to the VTRK pin”. to “This mode configures the ZL2106 to ramp its output voltage as a percentage of the voltage
applied to the VTRK pin”.
Titles of Table in Figure 22 changed from “Tracking Configuration Example 1A, 1B, 2A, 2B” to “Tracking
Configuration Figure 20 (A), 20 (B), 21 (A), 21 (B)”.
Figures 20and 21 added “0” and “EN” to Timing Tracking Graphics.
FN6852.6
February 20, 2013
相关PDF资料 |
PDF描述 |
|---|---|
| ABM10DRTS | CONN EDGECARD 20POS DIP .156 SLD |
| ZL2106ALCFT | IC REG BUCK SYNC ADJ 6A 36QFN |
| ISL8033IRZ-T | IC REG BUCK SYNC ADJ 3A DL 24QFN |
| 16RX30680MT810X16 | CAP ALUM 680UF 16V 20% RADIAL |
| UPM1J100MDD | CAP ALUM 10UF 63V 20% RADIAL |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ZL2106ALCFTR5520 | 制造商:Intersil Corporation 功能描述:6A DIGITAL DC-DC CONVERTER W/ DDC - TR4K - Tape and Reel |
| ZL2106ALCN | 功能描述:IC REG BUCK SYNC ADJ 6A 36QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 开关稳压器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:降压（降压） 输出类型:固定 输出数:1 输出电压:3.3V 输入电压:4.5 V ~ 24 V PWM 型:- 频率 - 开关:- 电流 - 输出:125mA 同步整流器:无 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SOT-23-6 包装:Digi-Reel® 供应商设备封装:SOT-6 其它名称:MAX1836EUT33#TG16DKR |
| ZL2106ALCNT | 功能描述:IC REG BUCK SYNC ADJ 6A 36QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 开关稳压器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:降压（降压） 输出类型:固定 输出数:1 输出电压:3.3V 输入电压:4.5 V ~ 24 V PWM 型:- 频率 - 开关:- 电流 - 输出:125mA 同步整流器:无 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SOT-23-6 包装:Digi-Reel® 供应商设备封装:SOT-6 其它名称:MAX1836EUT33#TG16DKR |
| ZL2106ALCNTK | 功能描述:IC REG BUCK SYNC ADJ 6A 36QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 开关稳压器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:降压（降压） 输出类型:固定 输出数:1 输出电压:3.3V 输入电压:4.5 V ~ 24 V PWM 型:- 频率 - 开关:- 电流 - 输出:125mA 同步整流器:无 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SOT-23-6 包装:Digi-Reel® 供应商设备封装:SOT-6 其它名称:MAX1836EUT33#TG16DKR |
| ZL2106EVAL1Z | 功能描述:BOARD EVAL STEP-DOWN ZL2106 RoHS:是 类别:编程器，开发系统 >> 评估板 - DC/DC 与 AC/DC（离线）SMPS 系列:Zilker Labs™ 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:True Shutdown™ 主要目的:DC/DC，步升 输出及类型:1，非隔离 功率 - 输出:- 输出电压:- 电流 - 输出:1A 输入电压:2.5 V ~ 5.5 V 稳压器拓扑结构:升压 频率 - 开关:3MHz 板类型:完全填充 已供物品:板 已用 IC / 零件:MAX8969 |
发布紧急采购，3分钟左右您将得到回复。