- 您现在的位置：买卖IC网 > PDF目录300164 > ZL50408GDC (CONEXANT SYSTEMS) DATACOM, LAN SWITCHING CIRCUIT, PBGA208 PDF资料下载
参数资料
| 型号： | ZL50408GDC |
| 厂商： | CONEXANT SYSTEMS |
| 元件分类： | 网络接口 |
| 英文描述： | DATACOM, LAN SWITCHING CIRCUIT, PBGA208 |
| 封装： | 17 X 17 MM, 1.40 MM HEIGHT, MO-192, LBGA-208 |
| 文件页数： | 78/144页 |
| 文件大小： | 1779K |
| 代理商： | ZL50408GDC |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页当前第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页
ZL50408
Data Sheet
39
Zarlink Semiconductor Inc.
and CPU ports, to map the 8 transmit priorities into 4 multicast queues, the LSB is discarded. The priority mapping
can be modified through memory configuration command. The multicast queue that is in FIFO format shares the
space in the internal memory block. The size and starting address can also be programmed through memory
configuration command.
During scheduling, the TxQ manager treats the unicast queue and the multicast queue of the same class as one
logical queue. The older head of line of the two queues is forwarded first. The port control requests a FCB release
only after the EOF for the multicast frame has been read by all ports to which the frame is destined.
4.3
Frame Forwarding To and From CPU
Frame forwarding from the CPU port to a regular transmission port is nearly the same as forwarding between
transmission ports. The only difference is that the physical destination port must be indicated in addition to the
destination MAC address.
Frame forwarding to the CPU port is nearly the same as forwarding to a regular transmission port. The only
difference is in frame scheduling. Instead of using the patent-pending Zarlink Semiconductor scheduling algorithms,
scheduling for the CPU port is simply based on strict priority. That is, a frame in a high priority queue will always be
transmitted before a frame in a lower priority queue. There are four output queues to the CPU and one receive
queue.
5.0
Search Engine
5.1
Search Engine Overview
The ZL50408 search engine is optimized for high throughput searching, with enhanced features to support:
Up to 4 K of Unicast/Multicast MAC addresses and IP Multicast addresses
Up to 4 K VLANs
Up to 8 groups of port trunking
Traffic classification into 2 (or 4 for GMAC) transmission priorities, and 2 drop precedence levels
Packet filtering based on MAC address, Protocol or Logical Port number
Security
Up to 4 K IP Multicast groups
Individual Flooding, Broadcast, Multicast Storm Control
MAC address learning and aging
5.2
Basic Flow
Shortly after a frame enters the ZL50408 and is written to the Frame Data Buffer (FDB), the frame engine generates
a Switch Request, which is sent to the search engine. The switch request consists of the first 64 bytes of the frame,
which contain all the necessary information for the search engine to perform its task. When the search engine is
done, it writes to the Switch Response Queue, and the frame engine uses the information provided in that queue for
scheduling and forwarding.
In performing its task, the search engine extracts and compresses the useful information from the 64-byte switch
request. Among the information extracted are the source and destination MAC addresses, the packet’s VLAN ID,
and whether the frame is unicast or multicast or broadcast. Requests are sent to the SRAM to locate the associated
entries in the MCT table.
When all the information has been collected from the SRAM, the search engine has to compare the MAC address
on the current entry with the MAC address for which it is searching. If it is not a match, the process is repeated on
the internal MCT Table. All MCT entries other than the first of each linked list are maintained internal to the chip. If
the desired MAC address is still not found, then the result is either learning (source MAC address unknown) or
flooding (destination MAC address unknown).
相关PDF资料 |
PDF描述 |
|---|---|
| ZL50408GDG2 | DATACOM, LAN SWITCHING CIRCUIT, PBGA208 |
| ZL50418GKG2 | DATACOM, LAN SWITCHING CIRCUIT, PBGA553 |
| ZL50418/GKC | DATACOM, LAN SWITCHING CIRCUIT, PBGA553 |
| ZL50418GKG2 | DATACOM, LAN SWITCHING CIRCUIT, PBGA553 |
| ZLW-2-B | 1 MHz - 1000 MHz RF/MICROWAVE DOUBLE BALANCED MIXER, 9.5 dB CONVERSION LOSS-MAX |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ZL50408GDG2 | 制造商:Microsemi Corporation 功能描述: |
| ZL50409 | 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:Managed 9-Port 10/100M Ethernet Switch |
| ZL50409GDC | 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:Managed 9-Port 10/100M Ethernet Switch |
| ZL50409GDC1 | 制造商:Microsemi Corporation 功能描述: |
| ZL50410 | 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:Managed 8-Port 10/100M + 1-Port 10/100/1000M Ethernet Switch |
发布紧急采购，3分钟左右您将得到回复。