参数资料
| 型号： | 24C02CT-I/MNY |
| 厂商： | Microchip Technology |
| 文件页数： | 5/30页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM 2KBIT 400KHZ 8TDFN |
| 标准包装： | 1 |
| 格式 - 存储器： | EEPROMs - 串行 |
| 存储器类型： | EEPROM |
| 存储容量： | 2K (256 x 8) |
| 速度： | 400kHz |
| 接口： | I²C，2 线串口 |
| 电源电压： | 4.5 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 8-WFDFN 裸露焊盘 |
| 供应商设备封装： | 8-TDFN（2x3） |
| 包装： | 标准包装 |
| 产品目录页面： | 1445 (CN2011-ZH PDF) |
| 其它名称： | 24C02CT-I/MNYDKR |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
24C02C
2.0
PIN DESCRIPTIONS
The descriptions of the pins are listed in Table 2-1.
TABLE 2-1:
PIN FUNCTION TABLE
Name
A0
A1
A2
V SS
SDA
SCL
WP
V CC
PDIP
1
2
3
4
5
6
7
8
SOIC
1
2
3
4
5
6
7
8
TSSOP
1
2
3
4
5
6
7
8
DFN/TDFN
1
2
3
4
5
6
7
8
MSOP
1
2
3
4
5
6
7
8
Function
Address Pin A0
Address Pin A1
Address Pin A2
Ground
Serial Address/Data I/O
Serial Clock
Write-Protect Input
+4.5 V to 5.5 V Power Supply
2.1
SDA Serial Data
This is a bidirectional pin used to transfer addresses
and data into and data out of the device. It is an open
drain terminal; therefore, the SDA bus requires a pull-
up resistor to V CC (typical 10 k Ω for 100 kHz, 2 k Ω for
400 kHz).
For normal data transfer SDA is allowed to change only
during SCL low. Changes during SCL high are
reserved for indicating the Start and Stop conditions.
2.2
SCL Serial Clock
This input is used to synchronize the data transfer from
and to the device.
2.3
A0, A1, A2
The levels on these inputs are compared with the
corresponding bits in the slave address. The chip is
selected if the compare is true.
Up to eight 24C02C devices may be connected to the
same bus by using different Chip Select bit combina-
tions. These inputs must be connected to either V CC or
V SS .
2.4
WP
This is the hardware write-protect pin. It must be tied to
V CC or V SS . If tied to Vcc, the hardware write protection
is enabled. If the WP pin is tied to V SS the hardware
write protection is disabled.
2.5
Noise Protection
The 24C02C employs a V CC threshold detector circuit
which disables the internal erase/write logic if the V CC
is below 3.8 volts at nominal conditions.
The SCL and SDA inputs have Schmitt Trigger and
filter circuits which suppress noise spikes to assure
proper device operation even on a noisy bus.
? 2008 Microchip Technology Inc.
DS21202J-page 5
相关PDF资料 |
PDF描述 |
|---|---|
| A1020B-2PL68I | IC FPGA 2K GATES 68-PLCC IND |
| 971-015-010R011 | BACKSHELL DB15 BLK PLASTIC 45DEG |
| A1010B-2VQ80I | IC FPGA 1200 GATES 80-VQFP IND |
| A1010B-2VQG80I | IC FPGA 1200 GATES 80-VQFP IND |
| 972-009-01SR011 | BACKSHELL DB9 CLAM SLIM BLACK |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 24C02CTISN | 制造商:未知厂家 制造商全称:未知厂家 功能描述:I2C Serial EEPROM |
| 24C02CTIST | 制造商:未知厂家 制造商全称:未知厂家 功能描述:I2C Serial EEPROM |
| 24C02CTSN | 制造商:未知厂家 制造商全称:未知厂家 功能描述:I2C Serial EEPROM |
| 24C02CTST | 制造商:未知厂家 制造商全称:未知厂家 功能描述:I2C Serial EEPROM |
| 24C02CW | 制造商:未知厂家 制造商全称:未知厂家 功能描述:I2C Serial EEPROM |
发布紧急采购，3分钟左右您将得到回复。