参数资料
| 型号： | 24C02CT-I/MNY |
| 厂商： | Microchip Technology |
| 文件页数： | 8/30页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM 2KBIT 400KHZ 8TDFN |
| 标准包装： | 1 |
| 格式 - 存储器： | EEPROMs - 串行 |
| 存储器类型： | EEPROM |
| 存储容量： | 2K (256 x 8) |
| 速度： | 400kHz |
| 接口： | I²C，2 线串口 |
| 电源电压： | 4.5 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 8-WFDFN 裸露焊盘 |
| 供应商设备封装： | 8-TDFN（2x3） |
| 包装： | 标准包装 |
| 产品目录页面： | 1445 (CN2011-ZH PDF) |
| 其它名称： | 24C02CT-I/MNYDKR |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
24C02C
5.0
DEVICE ADDRESSING
FIGURE 5-1:
CONTROL BYTE FORMAT
A control byte is the first byte received following the
Start condition from the master device (Figure 5-1).
Read/Write Bit
The control byte consists of a four-bit control code; for
the 24C02C this is set as ‘ 1010 ’ binary for read and
write operations. The next three bits of the control byte
Control Code
Chip Select
Bits
are the Chip Select bits (A2, A1, A0). The Chip Select
S
1
0
1
0
A2
A1
A0 R/W ACK
bits allow the use of up to eight 24C02C devices on the
same bus and are used to select which device is
accessed. The Chip Select bits in the control byte must
Slave Address
correspond to the logic levels on the corresponding A2,
A1 and A0 pins for the device to respond. These bits
are in effect the three Most Significant bits of the word
address.
Start Bit
5.1
Acknowledge Bit
Contiguous Addressing Across
The last bit of the control byte defines the operation to
be performed. When set to a ‘ 1 ’ a read operation is
selected, and when set to a ‘ 0 ’ a write operation is
selected. Following the Start condition, the 24C02C
monitors the SDA bus checking the control byte being
transmitted. Upon receiving a ‘ 1010 ’ code and appro-
priate Chip Select bits, the slave device outputs an
Acknowledge signal on the SDA line. Depending on the
state of the R/W bit, the 24C02C will select a read or
write operation.
DS21202J-page 8
Multiple Devices
The Chip Select bits A2, A1, A0 can be used to expand
the contiguous address space for up to 16K bits by
adding up to eight 24C02C devices on the same bus.
In this case, software can use A0 of the control byte
as address bit A9, A1 as address bit A10, and A2 as
address bit A11. It is not possible to write or read across
device boundaries.
? 2008 Microchip Technology Inc.
相关PDF资料 |
PDF描述 |
|---|---|
| A1020B-2PL68I | IC FPGA 2K GATES 68-PLCC IND |
| 971-015-010R011 | BACKSHELL DB15 BLK PLASTIC 45DEG |
| A1010B-2VQ80I | IC FPGA 1200 GATES 80-VQFP IND |
| A1010B-2VQG80I | IC FPGA 1200 GATES 80-VQFP IND |
| 972-009-01SR011 | BACKSHELL DB9 CLAM SLIM BLACK |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 24C02CTISN | 制造商:未知厂家 制造商全称:未知厂家 功能描述:I2C Serial EEPROM |
| 24C02CTIST | 制造商:未知厂家 制造商全称:未知厂家 功能描述:I2C Serial EEPROM |
| 24C02CTSN | 制造商:未知厂家 制造商全称:未知厂家 功能描述:I2C Serial EEPROM |
| 24C02CTST | 制造商:未知厂家 制造商全称:未知厂家 功能描述:I2C Serial EEPROM |
| 24C02CW | 制造商:未知厂家 制造商全称:未知厂家 功能描述:I2C Serial EEPROM |
发布紧急采购，3分钟左右您将得到回复。