参数资料
| 型号： | 25AA512-I/SM |
| 厂商： | Microchip Technology |
| 文件页数： | 13/36页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM 512KBIT 20MHZ 8SOIC |
| 标准包装： | 90 |
| 格式 - 存储器： | EEPROMs - 串行 |
| 存储器类型： | EEPROM |
| 存储容量： | 512K (64K x 8) |
| 速度： | 20MHz |
| 接口： | SPI 3 线串行 |
| 电源电压： | 1.8 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 8-SOIC（0.209"，5.30mm 宽） |
| 供应商设备封装： | 8-SOIJ |
| 包装： | 管件 |
| 产品目录页面： | 1450 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
25AA512
2.5
Write Status Register Instruction
( WRSR )
The Write-Protect Enable (WPEN) bit is a nonvolatile
bit that is available as an enable bit for the WP pin. The
Write-Protect (WP) pin and the Write-Protect Enable
The Write Status Register instruction ( WRSR ) allows the
user to write to the nonvolatile bits in the STATUS
register as shown in Table 2-2. The user is able to
select one of four levels of protection for the array by
writing to the appropriate bits in the STATUS register.
The array is divided up into four segments. The user
has the ability to write-protect none, one, two or all four
of the segments of the array. The partitioning is
controlled as shown in Table 2-3.
(WPEN) bit in the STATUS register control the
programmable hardware write-protect feature. Hard-
ware write protection is enabled when WP pin is low
and the WPEN bit is high. Hardware write protection is
disabled when either the WP pin is high or the WPEN
bit is low. When the chip is hardware write-protected,
only writes to nonvolatile bits in the STATUS register
are disabled. See Table 2-4 for a matrix of functionality
on the WPEN bit.
See Figure 2-7 for the WRSR timing sequence.
TABLE 2-3:
ARRAY PROTECTION
BP1
0
0
1
1
BP0
0
1
0
1
Array Addresses
Write-Protected
none
Upper 1/4 (Sector 3)
(C000h-FFFFh)
Upper 1/2 (Sectors 2 & 3)
(8000h-FFFFh)
All (Sectors 0, 1, 2 & 3)
(0000h-FFFFh)
Array Addresses
Unprotected
All (Sectors 0, 1, 2 & 3)
(0000h-FFFFh)
Lower 3/4 (Sectors 0, 1 & 2)
(0000h-BFFFh)
Lower 1/2 (Sectors 0 & 1)
(0000h-7FFFh)
none
FIGURE 2-7:
CS
WRITE STATUS REGISTER TIMING SEQUENCE ( WRSR )
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
SCK
Instruction
Data to STATUS Register
SI
0
0
0
0
0
0
0
1
7
6
5
4
3
2
1
0
High-Impedance
SO
? 2010 Microchip Technology Inc.
DS22021F-page 13
相关PDF资料 |
PDF描述 |
|---|---|
| ACB35DHBS | CONN EDGECARD 70POS R/A .050 DIP |
| ACB40DHAS | CONN EDGECARD 80POS R/A .050 DIP |
| AGM30DTMS | CONN EDGECARD 60POS R/A .156 SLD |
| AYM30DTMS | CONN EDGECARD 60POS R/A .156 SLD |
| ASM30DTMS | CONN EDGECARD 60POS R/A .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 25AA512T-1/MF | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:512 Kbit SPI Bus Serial EEPROM |
| 25AA512T-1/P | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:512 Kbit SPI Bus Serial EEPROM |
| 25AA512T-1/SN | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:512 Kbit SPI Bus Serial EEPROM |
| 25AA512T-E/MF | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:512 Kbit SPI Bus Serial EEPROM |
| 25AA512T-E/P | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:512 Kbit SPI Bus Serial EEPROM |
发布紧急采购，3分钟左右您将得到回复。