参数资料
| 型号： | 3336-52 |
| 厂商： | Peregrine Semiconductor |
| 文件页数： | 10/13页 |
| 文件大小： | 0K |
| 描述： | IC PLL INTEGER-N 3GHZ 48-QFN |
| 标准包装： | 1 |
| 系列： | UltraCMOS™ |
| 类型： | 预分频器，整数 N |
| PLL： | 是 |
| 输入： | 时钟 |
| 输出： | 时钟 |
| 电路数： | 1 |
| 比率 - 输入:输出： | 1:1 |
| 差分 - 输入:输出： | 是/是 |
| 频率 - 最大： | 3GHz |
| 除法器/乘法器： | 是/无 |
| 电源电压： | 2.85 V ~ 3.15 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-VFQFN 裸露焊盘 |
| 供应商设备封装： | 48-QFN（7x7） |
| 包装： | 标准包装 |
| 其它名称： | 1046-1014-6 |
Product Specification
PE3336
Page 6 of 13
2005-2011 Peregrine Semiconductor Corp. All rights reserved.
Document No. 70-0033-05
│ UltraCMOS RFIC Solutions
Table 6. AC Characteristics: VDD = 3.0 V, -40° C < TA < 85 °C, unless otherwise specified
Symbol
Parameter
Conditions
Min
Max
Units
Control Interface and Latches (see Figures 3, 4, 5)
fClk
Serial data clock frequency
10
MHz
tClkH
Serial clock HIGH time
30
ns
tClkL
Serial clock LOW time
30
ns
tDSU
Sdata set-up time after Sclk rising edge, D[7:0] set-up time to
M1_WR, M2_WR, A_WR, E_WR rising edge
10
ns
tDHLD
Sdata hold time after Sclk rising edge, D[7:0] hold time to
M1_WR, M2_WR, A_WR, E_WR rising edge
10
ns
tPW
S_WR, M1_WR, M2_WR, A_WR, E_WR pulse width
30
ns
tCWR
Sclk rising edge to S_WR rising edge. S_WR, M1_WR,
M2_WR, A_WR falling edge to Hop_WR rising edge
30
ns
tCE
Sclk falling edge to E_WR transition
30
ns
tWRC
S_WR falling edge to Sclk rising edge. Hop_WR falling edge
to S_WR, M1_WR, M2_WR, A_WR rising edge
30
ns
tEC
E_WR transition to Sclk rising edge
30
ns
tMDO
MSEL data out delay after Fin rising edge
CL = 12 pf
8
ns
Main Divider (Including Prescaler)
Fin
Operating frequency
500
3000
MHz
PFin
Input level range
External AC coupling
-5
5
dBm
Main Divider (Prescaler Bypassed)
Fin
Operating frequency
50
300
MHz
PFin
Input level range
External AC coupling
-5
5
dBm
Reference Divider
fr
Operating frequency
(Note 1)
(Note 2)
100
MHz
Pfr
Reference input power
Single ended input
-2
10
dBm
Vfr
Input sensitivity
External AC coupling
(Note 3)
0.5
VP-P
Phase Detector
fc
Comparison frequency
(Note 1)
20
MHz
Notes: 1. Parameter is guaranteed through characterization only and is not tested.
2. Running at low frequencies (< 10 MHz sinewave), the device will still be functional but may cause phase noise degradation. Inserting a low-noise amplifier to
square up the edges is recommended at lower input frequencies.
3. CMOS logic levels may be used if DC coupled. For optimum phase noise performance, the reference input falling edge rate should be faster than 80mV/ns.
Obsolete
Logo updated under non-rev change. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com
相关PDF资料 |
PDF描述 |
|---|---|
| 5P49EE602NLGI | IC CLOCK GENERATOR 24QFN |
| 5P49EE801NDGI | IC CLOCK GENERATOR 28QFN |
| 74ABT16240ADGG,518 | IC INVERTER QUAD 4-INPUT 48TSSOP |
| 74ABT16244ADGG,518 | IC BUFF DVR TRI-ST 16BIT 48TSSOP |
| 74ABT2240PW,118 | IC INVERTER DUAL 4-INPUT 20TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 33366 | 功能描述:CHUCK M DUTY KLESS 13MM 6JT JK13 制造商:apex tool group 系列:* 零件状态:在售 标准包装:1 |
| 333663-000 | 制造商:TE Connectivity 功能描述:44/0414-24-2CS1038 - Cable Rools/Shrink Tubing |
| 333-670A | 制造商:LG Corporation 功能描述:LEVERPOWER S/W (FK-670) |
| 3336796001 | 制造商:TE Connectivity 功能描述:RBK-ESS-CROSS-10.0-X-8MM - Bulk |
| 333682 | 制造商:n/a 功能描述:ERN1 S7K6B |
发布紧急采购，3分钟左右您将得到回复。