- 您现在的位置：买卖IC网 > PDF目录67320 > 5962-0150601HXX (ANALOG DEVICES INC) DUAL 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 PDF资料下载
参数资料
| 型号： | 5962-0150601HXX |
| 厂商： | ANALOG DEVICES INC |
| 元件分类： | ADC |
| 英文描述： | DUAL 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 |
| 封装： | CERAMIC, LCC-68 |
| 文件页数： | 2/20页 |
| 文件大小： | 3511K |
| 代理商： | 5962-0150601HXX |
REV. A
AD13465
–10–
AMP-IN-A-2 or AMP-IN-B-2 when
±1 V full scale is desired.
Each channel has an AMP-OUT that must be tied to either a non-
inverting or inverting input of a differential amplifier, with the
remaining input grounded. For example, Side A, AMP-OUT-A
(Pin 6) must be tied to A+IN (Pin 5) with A–IN (Pin 4) tied to
ground for noninverting operation or AMP-OUT-A (Pin 6) tied
to A–IN (Pin 4) with A+IN (Pin 5) tied to ground for inverting
operation.
USING THE DIFFERENTIAL INPUT
Each channel of the AD13465 was designed with two optional
differential inputs, A+IN, A–IN and B+IN, B–IN. The inputs
provide system designers with the ability to bypass the AD8037
amplifier and drive the AD8138 directly. The AD8138 differential
ADC driver can be deployed in either a single-ended or
differential input configuration. The differential analog inputs
have a nominal input impedance of 620
and nominal full-scale
input range of 1.2 V p-p. The AD8138 amplifier drives a
differential filter and the custom analog-to-digital converter. The
differential input configuration provides the lowest even-order
harmonics and signal-to-noise (SNR) performance improvement
of up to 3 dB (SNR = 73 dBFS). Exceptional care was taken in
the layout of the differential input signal paths. The differential
input transmission line characteristics are matched and balanced.
Equal attention to system level signal paths must be provided in
order to realize significant performance improvements.
APPLYING THE AD13465
Encoding the AD13465
The AD13465 encode signal must be a high quality, extremely
low phase noise source to prevent degradation of performance.
Maintaining 14-bit accuracy at 65 MSPS places a premium on
encode clock phase noise. SNR performance can easily degrade
3 dB to 4 dB with 32 MHz input signals when using a high jitter
clock source. See Analog Devices’ Application Note AN-501,
Aperture Uncertainty and ADC System Performance, for complete
details. For optimum performance, the AD13465 must be clocked
differentially. The encode signal is usually ac-coupled into the
ENCODE and
ENCODE pins via a transformer or capacitors.
These pins are biased internally and require no additional bias.
Shown below is one preferred method for clocking the AD13465.
The clock source (low jitter) is converted from single-ended to
differential using an RF transformer. The back-to-back Schottky
diodes across the transformer secondary limit clock excursions
into the AD13465 to approximately 0.8 V p-p differential. This
helps prevent the large voltage swings of the clock from feeding
through to the other portions of the AD13465, and limits the noise
presented to the ENCODE inputs. A crystal clock oscillator can
also be used to drive the RF transformer if an appropriate limited
resistor (typically 100
) is placed in the series with the primary.
T1-4T
100
0.1mF
ENCODE
AD13465
HSMS2812
DIODES
CLOCK
SOURCE
Figure 6. Crystal Clock Oscillator—Differential Encode
If a low jitter ECL/PECL clock is available, another option is to
ac-couple a differential ECL/PECL signal to the encode input
pins as shown below. A device that offers excellent jitter perfor-
mance is the MC100LVEL16 (or same family) from Motorola.
ENCODE
AD13465
0.1 F
ECL/PECL
VT
0.1 F
Figure 7. Differential ECL for Encode
Jitter Consideration
The signal-to-noise ratio (SNR) for any ADC can be predicted.
When normalized to ADC codes, the equation below, accurately
predicts the SNR based on three terms. These are jitter, average
DNL error, and thermal noise. Each of these terms contributes
to the noise within the converter.
SNR
f
t
V
N
ANALOG
rms
NOISE rms
N
=×
+
()
+× ×
×
+
–
log
(
)
20
1
2
12
ε
π
J
fANALOG
= analog input frequency
tJ rms
= rms jitter of the encode (rms sum of encode source
and internal encode circuitry)
ε
= average DNL of the ADC (typically 0.50 LSB)
N
=number of bits in the ADC
VNOISE rms
= the analog input of the ADC (typically 5 LSB)
For a 14-bit analog-to-digital converter like the AD13465, aper-
ture jitter can greatly affect the SNR performance as the analog
frequency is increased. Figure 8 shows a family of curves that
demonstrates the expected SNR performance of the AD13465 as
jitter increases. The chart is derived from the above equation.
For a complete discussion of aperture jitter, please consult Analog
Devices’ Application Note AN-501, Aperture Uncertainty and
ADC System Performance.
CLOCK JITTER – ps
0.0
0.4
0.8
1.2
1.6
2.0
2.4
2.8
3.2
3.6
SNR
–
–dBFS
60
61
62
63
64
65
66
67
68
69
70
71
59
58
4.0
4.4
4.8 5.0
AIN = 5MHz
AIN = 32MHz
AIN = 21MHz
AIN = 9.9MHz
Figure 8. SNR vs. Jitter
相关PDF资料 |
PDF描述 |
|---|---|
| 5962-0251002HXC | 1-OUTPUT 8 W DC-DC REG PWR SUPPLY MODULE |
| 5962-9213902HZC | 1-OUTPUT 12 W DC-DC REG PWR SUPPLY MODULE |
| 5962-9555902HXC | 2-OUTPUT 12 W DC-DC REG PWR SUPPLY MODULE |
| 5962-9214402HXC | 2-OUTPUT 15 W DC-DC REG PWR SUPPLY MODULE |
| 5962-9213902HXC | 1-OUTPUT 12 W DC-DC REG PWR SUPPLY MODULE |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 5962015062963 | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 5962015063140 | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 5962015063593 | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 5962015063695 | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 5962015067534 | 制造商: 功能描述: 制造商:undefined 功能描述: |
发布紧急采购，3分钟左右您将得到回复。