- 您现在的位置：买卖IC网 > PDF目录67334 > 5962-9169101M3A (CRYSTAL SEMICONDUCTOR CORP) 2-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CQCC28 PDF资料下载
参数资料
| 型号： | 5962-9169101M3A |
| 厂商： | CRYSTAL SEMICONDUCTOR CORP |
| 元件分类： | ADC |
| 英文描述： | 2-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CQCC28 |
| 封装： | LCC-28 |
| 文件页数： | 26/48页 |
| 文件大小： | 647K |
| 代理商： | 5962-9169101M3A |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
Power Supply Connections
VD+ - Positive Digital Power, PIN 7.
Positive digital power supply. Nominally +5 volts.
VD- - Negative Digital Power, PIN 1.
Negative digital power supply. Nominally -5 volts.
DGND - Digital Ground, PIN 6.
Digital ground [reference].
VA+ - Positive Analog Power, PIN 25.
Positive analog power supply. Nominally +5 volts.
VA- - Negative Analog Power, PIN 23.
Negative analog power supply. Nominally -5 volts.
AGND - Analog Ground, PIN 22.
Analog ground reference.
Oscillator
CLKIN - Clock Input, PIN 3.
All conversions and calibrations are timed from a master clock which can be externally
supplied by driving CLKIN [this input TTL-compatible, CMOS recommended].
XOUT - Crystal Output, PIN 4.
The master clock can be generated by tying a crystal across the CLKIN and XOUT pins. If an
external clock is used, XOUT must be left floating.
Digital Inputs
HOLD - Hold, PIN 12.
A falling transition on this pin sets the CS5101A or CS5102A to the hold state and initiates a
conversion. This input must remain low for at least 1/tclk + 20 ns. When operating in Free Run
Mode, HOLD is disabled, and should be tied to DGND or VD+.
CRS/FIN - Coarse Charge/Fine Charge Control, PIN 10.
When brought high during acquisition time, CRS/FIN forces the CS5101A or CS5102A into
coarse charge state. This engages the internal buffer amplifier to track the analog input and
charges the capacitor array much faster, thereby allowing the CS5101A or CS5102A to track
high slewing signals. In order to get an accurate sample, the last coarse charge period before
initiating a conversion (bringing HOLD low) must be longer than 0.75
s (CS5101A) or
3.75
s (CS5102A). Similarly, the fine charge period immediately prior to conversion must be
at least 1.125
s (CS5101A) or 5.625 s (CS5102A). The CRS/FIN pin must be low during
conversion time. For normal operation, CRS/FIN should be tied low, in which case the
CS5101A or CS5102A will automatically enter coarse charge for 6 clock cycles immediately
after the end of conversion.
CS5101A CS5102A
32
DS45F2
相关PDF资料 |
PDF描述 |
|---|---|
| 5962-9169201MXA | 2-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CDIP28 |
| 5962-9169201Q3C | 2-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CQCC28 |
| 5962-9169201QXC | 2-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CDIP28 |
| 5962-9169301MCA | 4 CHANNEL, VIDEO AMPLIFIER, CDIP14 |
| 5962-9169401MCA | 1 CHANNEL, VIDEO AMPLIFIER, CDIP14 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 5962-9169301M2A | 制造商:Texas Instruments 功能描述:-LIFETIME BUYS TIL 03/03 |
| 5962-9169701MMA | 制造商:e2v Aerospace & Defense 功能描述:SMD MKD 87C51RC-16 PHI-JLCC |
| 5962-9169701MUA | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intel 功能描述: |
| 5962-9169702MUA | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| 5962-9172201MEA | 制造商:e2v 功能描述:Counter Single 4-Bit Binary UP 16-Pin CDIP 制造商:e2v technologies 功能描述:Counter Single 4-Bit Binary UP 16-Pin CDIP |
发布紧急采购，3分钟左右您将得到回复。