- 您现在的位置：买卖IC网 > PDF目录293971 > 5962D0053605QYX 512K X 8 STANDARD SRAM, 20 ns, CDFP36 PDF资料下载
参数资料
| 型号： | 5962D0053605QYX |
| 元件分类： | SRAM |
| 英文描述： | 512K X 8 STANDARD SRAM, 20 ns, CDFP36 |
| 封装： | CERAMIC, DFP-36 |
| 文件页数： | 1/16页 |
| 文件大小： | 138K |
| 代理商： | 5962D0053605QYX |
1
FEATURES
20ns maximum (5 volt supply) address access time
Asynchronous operation for compatibility with industry-
standard 512K x 8 SRAMs
TTL compatible inputs and output levels, three-state
bidirectional data bus
Operational environment:
- Total dose: 50 krads(Si)
- SEL Immune 110 MeV-cm2/mg
- SEU LETTH(0.25) = 52 cm
2 MeV
- Saturated Cross Section 2.8E-8 cm2/bit
-<1.1E-9 errors/bit-day, Adams 90% worst case
environment geosynchronous orbit
Packaging:
- 36-lead ceramic flatpack (3.831 grams)
Standard Microcircuit Drawing 5962-00536
- QML Q and V compliant part
INTRODUCTION
The UT9Q512E RadTol product is a high-performance CMOS
static RAM organized as 524,288 words by 8 bits. Easy memory
expansion is provided by an active LOW Chip Enable (E), an
active LOW Output Enable (G), and three-state drivers.
Writing to the device is accomplished by taking Chip Enable (E)
input LOW and Write Enable (W) inputs LOW. Data on the eight
I/O pins (DQ0 through DQ7) is then written into the location
specified on the address pins (A0 through A18). Reading from
the device is accomplished by taking Chip Enable (E) and
Output Enable (G) LOW while forcing Write Enable (W) HIGH.
Under these conditions, the contents of the memory location
specified by the address pins will appear on the I/O pins.
The eight input/output pins (DQ0 through DQ7) are placed in a
high impedance state when the device is deselected (E HIGH),
the outputs are disabled (G HIGH), or during a write operation
(E LOW and W LOW).
Standard Products
UT9Q512E 512K x 8 RadTol SRAM
Data Sheet
September, 2008
Memory Array
1024 Rows
512x8 Columns
Pre-Charge Circuit
Clk. Gen.
Row
Select
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
I/O Circuit
Column Select
Data
Control
CLK
Gen.
A10
A1
1
A12
A13
A14
A15
A16
A17
A18
DQ 0 - DQ 7
W
G
E
Figure 1. UT9Q512E SRAM Block Diagram
相关PDF资料 |
PDF描述 |
|---|---|
| 5962D1022901QXC | 64M X 40 SYNCHRONOUS DRAM, 5.4 ns, CQFP128 |
| 5962F0253401VXC | 2.5 V FIXED POSITIVE REGULATOR, CDFP16 |
| L491333DIE2V | 3.3 V FIXED POSITIVE REGULATOR, UUC |
| 5962F9654403QXA | OTHER DECODER/DRIVER, CDFP16 |
| 5962F9657601QCX | AC SERIES, 4-BIT LOOK-AHEAD CARRY GENERATOR, TRUE OUTPUT, CDIP16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 5962D0823001QXC | 制造商:Intersil Corporation 功能描述: |
| 5962D9563201VXC | 制造商:STMicroelectronics 功能描述:RS-432LINE DRIVERQUADFLAT16, GOLD - Bulk |
| 5962D9666301VXC | 制造商:STMicroelectronics 功能描述:RS-432LINE DRIVERQUADFLAT16, GOLD - Bulk |
| 5962F0052301QXC | 制造商:Intersil Corporation 功能描述: |
| 5962F0052301VXC | 制造商:Intersil Corporation 功能描述: |
发布紧急采购，3分钟左右您将得到回复。