- 您现在的位置：买卖IC网 > PDF目录157280 > 5962R9855202QYC 32-BIT, 16 MHz, RISC MICROCONTROLLER, CQFP132 PDF资料下载
参数资料
| 型号： | 5962R9855202QYC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 16 MHz, RISC MICROCONTROLLER, CQFP132 |
| 封装： | QFP-132 |
| 文件页数： | 28/64页 |
| 文件大小： | 1464K |
| 代理商： | 5962R9855202QYC |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页当前第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页
34
7.1.3 Continue Command
The Continue Execution Command allows the user to resume
program execution from the point where the Monitor mode of
operation was entered. The Continue Execution command
takes the form:
C0-Resume execution with Timers A and B halted.
C1- Resume execution with Timer A on and Timer B off.
C2 - Resume execution with Timer A off and Timer B on.
C3- Resume execution with Timers A and B on.
7.1.4 Run Command
The Run From Memory Location Command allows the user to
start program execution from any point within the 1M port
space. This command takes the form Rxxxxn where “xxxxx”
denotes the 20-bit starting address. Valid characters for the
address field (xxxx) are 0-9 and A-F. The value n is either 0,1,2,
or 3 and is defined:
0 - Resume execution with Timers A and B halted.
1 - Resume execution with Timer A on and Timer B off.
2 - Resume execution with Timer A off and Timer B on.
3 - Resume execution with Timers A and B on.
8.0 UART Operation
The UT69R000 has an internal UART. Figure 29 shows a
diagram of the UT69R000 connected to a serial bus. The UART
operates at a fixed frequency of 9600 baud with eight bits, one
stop bit, and odd parity. The idle state for the UART is logic
zero. The TIMCLK input fixes the baud rate of the UART
(9600 baud at TIMCLK equal to 12 MHz). TIMCLK also
controls the frequency of the internal timers (TA and TB). The
status of the UART is read from the System Status Register
(STATUS) bits 7 through 0.
8.1 UART Transmitter Operation
The transmitter portion of the UT69R000’s UART is a double-
buffered configuration consisting of a Transmitter Register and
a Transmitter Buffer Register. The Transmitter Register
contains the serial data stream the UT69R000 is currently
transmitting through the UART; the Transmitter Buffer
Register contains the next message to transmit through the
UART. The system programmer reads the status of the
Transmitter Register from bit 1 (TE) of the Status and the status
of the Transmitter Buffer Register from bit 2 (TBE) of the
Status Register. If bit 2 of the Status register is a logical one,
the UART transmitter buffer is ready for data, once loaded with
data, bit 2 transitions to a logical zero. Bit 1 is a logical zero
during serial transmission and transitions to a logical one when
transmission from the Transmitter Register is complete. The
Status register is read using Input Register Instruction INR
Rd,STATUS.
To initiate a serial data transmission, the system designer must
first load the data to transmit into the Transmitter Buffer
Register with the Output Register Instruction OTR Rd, TXMT.
This instruction loads the least significant byte of the source
register specified in the instruction into the Transmitter Buffer
Register. At this time, TBE goes low and the UT69R000
automatically transfers the data word into the Transmitter
Register. After the transfer is complete, TE goes low and TBE
transition to a logical one indicating a serial transmission is
about to begin and the next data word can be loaded into the
Transmitter Buffer Register.
Figure 29. Serial Data Bus Interface to the UT69R000
AND ODD PARITY
ONE STOP BIT
EIGHT DATA BITS,
9600 BAUD
SERIAL RS-232 BUS X0106-
RCVR
BUS
SERIAL
DRVR
BUS
SERIAL
UT69R000
FOR UART
12 MHz I/P
TIMCLK
UARTIN
UARTOUT
相关PDF资料 |
PDF描述 |
|---|---|
| 5962R9855202VZA | 32-BIT, 16 MHz, RISC MICROCONTROLLER, CQFP132 |
| 5962F9651601VCX | AC SERIES, HEX 1-INPUT INVERT GATE, CDIP14 |
| 5962F9651601VXX | AC SERIES, HEX 1-INPUT INVERT GATE, CDFP14 |
| 5962F9654501VXC | ACT SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, CDFP16 |
| 5962F9656101QXX | ACT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, CDFP16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 5962R9863601VGA | 制造商:Analog Devices 功能描述: |
| 5962R9863602VGA | 制造商:Analog Devices 功能描述:OP AMP, JFET-INPUT - Rail/Tube |
| 5962R9863701VGA | 制造商:Analog Devices 功能描述:- Rail/Tube |
| 5962R9863701VHA | 制造商:Analog Devices 功能描述:AEROSPACE LOW INPUT CURRENT OPERATIONAL AMPLIFIER - Rail/Tube |
| 5962R9863701VPA | 制造商:Analog Devices 功能描述:OP AMP, GENERAL PURPOSE - Rail/Tube |
发布紧急采购，3分钟左右您将得到回复。