- 您现在的位置：买卖IC网 > PDF目录157280 > 5962R9855202QYC 32-BIT, 16 MHz, RISC MICROCONTROLLER, CQFP132 PDF资料下载
参数资料
| 型号： | 5962R9855202QYC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 16 MHz, RISC MICROCONTROLLER, CQFP132 |
| 封装： | QFP-132 |
| 文件页数： | 29/64页 |
| 文件大小： | 1464K |
| 代理商： | 5962R9855202QYC |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页当前第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页
35
This double-buffering process allows transmitting contiguous
serial data streams. The process of alternately loading the
Transmitter Buffer Register with new data and then reading the
transmitter status from the STATUS register continues until
completion of all serial transmission. An example of UART
transmitter software follows:
WRITE_UART:
INR R11, STATUS
TBR R11, 1DH
BR EQ, WRITE_UART
NOP
INR R15, TXMT
8.2 UART Receiver Operation
The UT69R000’s internal UART has one register associated
with the receive function. This register is the UART Receiver
Buffer Register (RBR). The least significant byte of the RCVR
contains the received serial data. The Status Register contains
error information about the serial data in the receiver. Four
error bits reflect information status, bit 7 (Receiver Error, RE),
which is the logical OR combination of the other three error
bits; bit 6 (Overrun Error, OE); bit 5 (Framing Error, FE); bit
4 (Parity Error, PE). An additional status bit for the Receiver
is the Data Ready (DR) bit. DR is the least significant bit of
the Status Register.
The UT69R000 is ready to receive serial data through the
internal UART, it must poll the Status Register to determine
when the Data Ready (DR) bit transitions from a logical zero
to logical one to signal the UART has indeed received a serial
transmission. When DR equals a logic one, the software reads
the Receiver by executing and Input Register Operation INR
RD, RCVR. The INR instruction takes the eight bits of received
data in the and places this data in the least significant byte of
the destination register (Rd) specified in the instruction.
When the UT69R000 is finished executing the Input Register
Instruction, the software can then determine the validity of the
message by testing the RE bit. After the software has checked
for a valid message, the data is stored. If the UT69R000 is to
receive more data through the UART, the software must return
to polling the Status Register to determine the reception of the
next valid serial transmission. The Input Register Instruction
INR Rd, RCVR clears the DR bit. An example of receiver
software follows:
READ_UART:
INR R11, STATUS
TBR R11, 1FH
BR EQ, READ_UART
NOP
OTR R15, RCVR 9.0
9.0 PROGRAMMING INTERFACE
9.1 Data Formats
The UT69R000 instruction set supports 16-bit integer single-
precision data and 32-bit integer double-precision data. All data
is in 2’s complement representation.
The UT69R000 represents the fixed-point data formats as a 2’s
complement integer with the MSB as the sign bit (figures 30a
and 30b).
Operand Size
The UT69R000’s instruction set supports three operand sizes:
(1) Byte (eight bits); (2) Word (16 bits); and (3) Long Word
(32 bit). Byte operands are only allowed with byte instructions.
All other instructions support word and long-word operands.
Organization of Data in General Purpose Registers
All 20 of the UT69R000’s general purpose data registers
support bit, byte, and word operations. When the system
programmer specifies a byte operation in a specific instruction,
the instruction expects to find the byte of Operand Data in the
least significant eight bits of the data register. The least
significant bit of each of the data registers is bit 0 and the most
significant bit of each of the data registers is bit 15. Any one
of the data registers may be the source or destination for the
operand.
For long-word operands, the UT69R000 organizes the 20
general purpose data registers as 10 even/odd register pairs.
The even-numbered register of the register pair contains the
most significant word. All register pairs may be the source or
destination operands.
14
0
Figure 30a. Single-Precision Fixed-Point Data
Figure 30b. Double-Precision Fixed-Point Data
15
SIGN
DATA
LSB
MSB
SIGN
MSB
LSB
(MSH)
(LSH)
31 30
16 15
0
相关PDF资料 |
PDF描述 |
|---|---|
| 5962R9855202VZA | 32-BIT, 16 MHz, RISC MICROCONTROLLER, CQFP132 |
| 5962F9651601VCX | AC SERIES, HEX 1-INPUT INVERT GATE, CDIP14 |
| 5962F9651601VXX | AC SERIES, HEX 1-INPUT INVERT GATE, CDFP14 |
| 5962F9654501VXC | ACT SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, CDFP16 |
| 5962F9656101QXX | ACT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, CDFP16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 5962R9863601VGA | 制造商:Analog Devices 功能描述: |
| 5962R9863602VGA | 制造商:Analog Devices 功能描述:OP AMP, JFET-INPUT - Rail/Tube |
| 5962R9863701VGA | 制造商:Analog Devices 功能描述:- Rail/Tube |
| 5962R9863701VHA | 制造商:Analog Devices 功能描述:AEROSPACE LOW INPUT CURRENT OPERATIONAL AMPLIFIER - Rail/Tube |
| 5962R9863701VPA | 制造商:Analog Devices 功能描述:OP AMP, GENERAL PURPOSE - Rail/Tube |
发布紧急采购，3分钟左右您将得到回复。