- 您现在的位置：买卖IC网 > PDF目录20616 > 71M6521FE-IMR/F (Maxim Integrated)IC ENERGY METER 32K FLASH 68-QFN PDF资料下载
参数资料
| 型号： | 71M6521FE-IMR/F |
| 厂商： | Maxim Integrated |
| 文件页数： | 77/107页 |
| 文件大小： | 0K |
| 描述： | IC ENERGY METER 32K FLASH 68-QFN |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 2,500 |
| 系列： | Single Converter Technology® |
| 测量误差： | 0.4% |
| 电源电压： | 3 V ~ 3.6 V |
| 测量仪表类型： | 单相，双相 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-VFQFN 裸露焊盘 |
| 供应商设备封装： | 64-QFN（7.5x7.5） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页当前第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页
71M6521DE/DH/FE Data Sheet
FLSH_ERASE[7:0]
FLSH_MEEN
FLSH_PGADR[6:0]
FLSH_PWE
FOVRIDE
IE_FWCOL0
IE_FWCOL1
IE_PB
IE_PLLRISE
IE_PLLFALL
IE_XFER
IE_RTC
IE_WAKE
INTBITS
LCD_BLKMAP19[3:0]
LCD_BLKMAP18[3:0]
LCD_CLK[1:0]
SFR94[7:0]
SFRB2[1]
SFRB7[7:1]
SFRB2[0]
20FD[4]
SFRE8[2]
SFRE8[3]
SFRE8[4]
SFRE8[6]
SFRE8[7]
SFRE8[0]
SFRE8[1]
SFRE8[5]
SFRF8[6:0]
205A[7:4]
205A[3:0]
2021[1:0]
0
0
0
0
0
0
0
0
0
0
0
0
0
--
0
0
0
0
0
0
0
0
0
--
0
0
0
0
--
--
--
--
W
W
W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Flash Erase Initiate
FLSH_ERASE is used to initiate either the Flash Mass Erase cycle or
the Flash Page Erase cycle. Specific patterns are expected for
FLSH_ERASE in order to initiate the appropriate Erase cycle.
(default = 0x00).
0x55 – Initiate Flash Page Erase cycle. Must be proceeded by a
write to FLSH_PGADR @ SFR 0xB7.
0xAA – Initiate Flash Mass Erase cycle. Must be proceeded by a
write to FLSH_MEEN @ SFR 0xB2 and the debug (CC)
port must be enabled.
Any other pattern written to FLSH_ERASE will have no effect.
Mass Erase Enable
0 – Mass Erase disabled (default).
1 – Mass Erase enabled.
Must be re-written for each new Mass Erase cycle.
Flash Page Erase Address
FLSH_PGADR[6:0] – Flash Page Address (page 0 thru 127) that will
be erased during the Page Erase cycle. (default = 0x00).
Must be re-written for each new Page Erase cycle.
Program Write Enable
0 – MOVX commands refer to XRAM Space, normal operation
(default).
1 – MOVX @DPTR,A moves A to Program Space (Flash) @ DPTR.
This bit is automatically reset after each byte written to flash. Writes
to this bit are inhibited when interrupts are enabled.
Permits the values written by MPU to temporarily override the
values in the fuse register (reserved for production test).
Interrupt flags for Firmware Collision Interrupt. See Flash Memory
Section for details.
PB flag. Indicates that a rising edge occurred on PB. Firmware must
write a zero to this bit to clear it. The bit is also cleared when MPU
requests SLEEP or LCD mode. On bootup, the MPU can read this
bit to determine if the part was woken with the PB DIO0[0].
Indicates that the MPU was woken or interrupted (int 4) by System
power becoming available, or more precisely, by PLL_OK rising.
Firmware must write a zero to this bit to clear it
Indicates that the MPU has entered BROWNOUT mode because
System power has become unavailable (int 4), or more precisely,
because PLL_OK fell.
Note: this bit will not be set if the part wakes into
BROWNOUT mode because of PB or the WAKE timer.
Firmware must write a zero to this bit to clear it.
Interrupt flags. These flags monitor the XFER_BUSY interrupt and
the RTC_1SEC interrupt. The flags are set by hardware and must
be cleared by the interrupt handler. Note that IE6, the interrupt 6
flag bit in the MPU must also be cleared when either of these
interrupts occur.
Indicates that the MPU was woken by the autowake timer. This bit
is typically read by the MPU on bootup. Firmware must write a zero
to this bit to clear it
Interrupt inputs. The MPU may read these bits to see the input to
external interrupts INT0, INT1, up to INT6. These bits do not have
any memory and are primarily intended for debug use.
Identifies which segments connected to SEG18 and SEG19 should
blink. 1 means ‘blink.’ Most significant bit corresponds to COM3.
Least significant, to COM0.
Sets the LCD clock frequency (for COM/SEG pins, not frame rate).
Note: f w = 32768Hz
00: f w /2 9 , 01: f w/ 2 8 , 10: f w /2 7 , 11: f w /2 6
Rev 3
Page: 77 of 107
相关PDF资料 |
PDF描述 |
|---|---|
| A7PPB-1506M | CABLE D-SUB-AMM15B/AE15M/AMM15B |
| VI-BNP-EU-F2 | CONVERTER MOD DC/DC 13.8V 200W |
| ADP194ACBZ-R7 | IC POWER SWITCH HS LOGIC 4WLSCP |
| 591D336X9016R2T15H | CAP TANT 33UF 16V 10% 2824 |
| 71M6521FE-IGTR/F | IC ENERGY METER 32K FLASH 64LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 71M6521-TGP1-68M | 制造商:Maxim Integrated Products 功能描述:Programmer Accessories Gang Programmer Base w/6521 Socket Brd |
| 71M6523-DB | 功能描述:开发板和工具包 - 8051 71M6521D Demo Brd RoHS:否 制造商:Silicon Labs 产品:Development Kits 工具用于评估:C8051F960, Si7005 核心: 接口类型:USB 工作电源电压: |
| 71M6523-IM | 功能描述:计量片上系统 - SoC Residential Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel |
| 71M6523-IM/F | 功能描述:计量片上系统 - SoC Residential Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel |
| 71M6523-IMR | 功能描述:计量片上系统 - SoC Residential Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。