参数资料
型号: 72V275L15PF8
厂商: INTEGRATED DEVICE TECHNOLOGY INC
元件分类: FIFO
英文描述: 32K X 18 OTHER FIFO, 10 ns, PQFP64
封装: PLASTIC, TQFP-64
文件页数: 5/25页
文件大小: 266K
代理商: 72V275L15PF8
13
COMMERCIAL AND INDUSTRIAL
TEMPERATURERANGES
IDT72V275/72V285 3.3V CMOS SUPERSYNC FIFOTM
32,768 x 18 and 65,536 x 18
PROGRAMMABLE ALMOST-FULL FLAG (
PAF
PAF)
The Programmable Almost-Full flag (
PAF) will go LOW when the FIFO
reaches the almost-full condition. In IDT Standard mode, if no reads are
performedafterreset(
MRS),PAFwillgoLOWafter(D - m)wordsarewritten
to the FIFO. The
PAFwillgoLOWafter(32,768-m)writesfortheIDT72V275
and (65,536-m)writesfortheIDT72V285.Theoffset“m”isthefulloffsetvalue.
The default setting for this value is stated in the footnote of Table 1.
In FWFT mode, the
PAF will go LOW after (32,769-m) writes for the
IDT72V275and(65,537-m)writesfortheIDT72V285,wheremisthefulloffset
value. The default setting for this value is stated in the footnote of Table 2.
See Figure 16, Programmable Almost-Full Flag Timing (IDT Standard
and FWFT Mode), for the relevant timing information.
PAF is synchronous and updated on the rising edge of WCLK.
PROGRAMMABLE ALMOST-EMPTY FLAG (
PAE
PAE)
TheProgrammableAlmost-Emptyflag(
PAE)willgoLOWwhentheFIFO
reachesthealmost-emptycondition.InIDTStandardmode,
PAEwillgoLOW
when there are n words or less in the FIFO. The offset “n” is the empty offset
value. The default setting for this value is stated in the footnote of Table 1.
In FWFT mode, the
PAE will go LOW when there are n+1 words or less
intheFIFO.Thedefaultsettingforthisvalueisstatedinthefootnoteof Table2.
See Figure 17, Programmable Almost-Empty Flag Timing (IDT Standard
and FWFT Mode), for the relevant timing information.
PAE is synchronous and updated on the rising edge of RCLK.
HALF-FULL FLAG (
HF
HF)
Thisoutputindicatesahalf-fullFIFO.TherisingWCLKedgethatfillstheFIFO
beyond half-full sets
HF LOW. The flag remains LOW until the difference
between the write and read pointers becomes less than or equal to half of the
totaldepthofthedevice;therisingRCLKedgethataccomplishesthiscondition
sets
HF HIGH.
In IDT Standard mode, if no reads are performed after reset (
MRS or
PRS), HF will go LOW after (D/2 + 1) writes to the FIFO, where D = 32,768
for the IDT72V275 and 65,536 for the IDT72V285.
In FWFT mode, if no reads are performed after reset (
MRSorPRS),HF
will go LOW after (D-1/2 + 2) writes to the FIFO, where D = 32,769 for the
IDT72V275 and 65,537 for the IDT72V285.
See Figure 18, Half-Full Flag Timing (IDT Standard and FWFT Modes),
for the relevant timing information. Because
HFisupdatedbybothRCLKand
WCLK, it is considered asynchronous.
DATA OUTPUTS (Q0-Q17)
(Q0 - Q17) are data outputs for 18-bit wide data.
相关PDF资料
PDF描述
72V285L10PF8 64K X 18 OTHER FIFO, 6.5 ns, PQFP64
72V285L15TFI9 64K X 18 OTHER FIFO, 10 ns, PQFP64
72V3626L15PFG 256 X 36 BI-DIRECTIONAL FIFO, 10 ns, PQFP128
72V3684L15PF 16K X 36 BI-DIRECTIONAL FIFO, 10 ns, PQFP128
72V845L15PFI8 4K X 18 BI-DIRECTIONAL FIFO, 10 ns, PQFP128
相关代理商/技术参数
参数描述
72V275L15PFG 功能描述:先进先出 RoHS:否 制造商:IDT 电路数量: 数据总线宽度:18 bit 总线定向:Unidirectional 存储容量:4 Mbit 定时类型:Synchronous 组织:256 K x 18 最大时钟频率:100 MHz 访问时间:10 ns 电源电压-最大:3.6 V 电源电压-最小:6 V 最大工作电流:35 mA 最大工作温度:+ 85 C 封装 / 箱体:TQFP-80 封装:
72V275L15PFG8 功能描述:先进先出 RoHS:否 制造商:IDT 电路数量: 数据总线宽度:18 bit 总线定向:Unidirectional 存储容量:4 Mbit 定时类型:Synchronous 组织:256 K x 18 最大时钟频率:100 MHz 访问时间:10 ns 电源电压-最大:3.6 V 电源电压-最小:6 V 最大工作电流:35 mA 最大工作温度:+ 85 C 封装 / 箱体:TQFP-80 封装:
72V275L15PFGI 功能描述:先进先出 RoHS:否 制造商:IDT 电路数量: 数据总线宽度:18 bit 总线定向:Unidirectional 存储容量:4 Mbit 定时类型:Synchronous 组织:256 K x 18 最大时钟频率:100 MHz 访问时间:10 ns 电源电压-最大:3.6 V 电源电压-最小:6 V 最大工作电流:35 mA 最大工作温度:+ 85 C 封装 / 箱体:TQFP-80 封装:
72V275L15PFGI8 功能描述:先进先出 RoHS:否 制造商:IDT 电路数量: 数据总线宽度: 总线定向: 存储容量: 定时类型: 组织: 最大时钟频率: 访问时间: 电源电压-最大: 电源电压-最小: 最大工作电流: 最大工作温度: 封装 / 箱体: 封装:
72V275L15PFI 功能描述:先进先出 RoHS:否 制造商:IDT 电路数量: 数据总线宽度:18 bit 总线定向:Unidirectional 存储容量:4 Mbit 定时类型:Synchronous 组织:256 K x 18 最大时钟频率:100 MHz 访问时间:10 ns 电源电压-最大:3.6 V 电源电压-最小:6 V 最大工作电流:35 mA 最大工作温度:+ 85 C 封装 / 箱体:TQFP-80 封装: