参数资料
型号: 91C100FDREVB
厂商: SMSC Corporation
英文描述: FEAST FAST ETHERNET CONTROLLER WITH FULL DUPLEX CAPABILITY
中文描述: 宴快速以太网控制器以全双工能力
文件页数: 17/68页
文件大小: 423K
代理商: 91C100FDREVB
SMSC DS – LAN91C100FD REV. B
Page 24
Rev. 05/31/2000
BANK 0
OFFSET
NAME
TYPE
SYMBOL
A
MEMORY CONFIGURATION
REGISTER
Lower Byte -
READ/WRITE
Upper Byte -
READ ONLY
MCR
HIGH
BYTE
MEMORY SIZE MULTIPLIER
0
1
0
1
0
1
LOW
BYTE
MEMORY RESERVED FOR TRANSMIT (IN BYTES * 256 * M)
0
MEMORY RESERVED FOR TRANSMIT - Programming this value allows the host CPU to reserve memory to be used
later for transmit, limiting the amount of memory that receive packets can use. When programmed for zero, the memory
allocation between transmit and receive is completely dynamic. When programmed for a non-zero value, the allocation is
dynamic if the free memory exceeds the programmed value, while receive allocation requests are denied if the free
memory is less or equal to the programmed value. This register defaults to zero upon reset. It is not affected by the RESET
MMU command.
The value written to the MCR is a reserved memory space IN ADDITION TO ANY MEMORY CURRENTLY IN USE. If the
memory allocated for transmit plus the reserved space for transmit is required to be constant (rather than grow with
transmit allocations) the CPU should update the value of this register after allocating or releasing memory.
The contents of the MIR as well as the low byte of the MCR are specified in units of 256 * M bytes, where M is the Memory
Size Multiplier. M=2 for the LAN91C100FD. A value of 04h in the lower byte of the MCR is equal to one 2K page (4 * 256
*2 = 2K); since memory must be reserved in multiples of pages, bits 0 and 1 of the MCR should be written to 1 only when
the entire memory is being reserved for transmit (i.e., low byte of MCR = FFh).
BANK1
OFFSET
NAME
TYPE
SYMBOL
0
CONFIGURATION REGISTER
READ/WRITE
CR
The Configuration Register holds bits that define the adapter configuration and are not expected to change during run-time.
This register is part of the EEPROM saved setup.
HIGH
BYTE
MII
SELECT
NO WAIT
FULL
STEP
0
AUI
SELECT
1
0
1
0
LOW
BYTE
1
0
Reserved
INT SEL1
INT SEL0
1
0
1
0
1
MII SELECT - Used to select the network interface port. When set, the LAN91C100FD will use its MII port and interface a
PHY device at the nibble rate. When clear, the LAN91C100FD will use its 10 Mbps ENDEC interface. This bit drives the MII
SEL pin. Switching between ports should be done with transmitter and receiver disabled and no transmit/receive packets in
progress.
NO WAIT - When set, does not request additional wait states. An exception to this are accesses to the Data Register if not
ready for a transfer. When clear, negates IOCHRDY for two to three clocks on any cycle to the LAN91C100FD.
相关PDF资料
PDF描述
91C94 ISA/PCMCIA SINGLE CHIP ETHERNET CONTROLLER WITH RAM
92_TNC-50-0-4/111_NE BOARD TERMINATED, FEMALE, TNC CONNECTOR, SURFACE MOUNT, JACK
92_TNC-50-0-4/111_NM BOARD TERMINATED, FEMALE, TNC CONNECTOR, SURFACE MOUNT, JACK
92082-314 14 CONTACT(S), FEMALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT
92082-316 16 CONTACT(S), FEMALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT
相关代理商/技术参数
参数描述
91C100GTQFP 制造商:Rochester Electronics LLC 功能描述:- Bulk
91C100QFP 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:SMSC 功能描述:
91C15JC353 制造商:STM 功能描述:CGB015X335C
91C1A-A24-A13/A15 制造商:BOURNS 制造商全称:Bourns Electronic Solutions 功能描述:91, 92, 93, 94, 95, 96 - 5/8 ” Square Single-Turn Panel Control 97, 99 - 5/8 ” Square Single-Turn Panel Control with Rotary Switch
91C1A-A24-A13/A15L 制造商:BOURNS 制造商全称:Bourns Electronic Solutions 功能描述:91, 92, 93, 94, 95, 96 - 5/8 ” Square Single-Turn Panel Control 97, 99 - 5/8 ” Square Single-Turn Panel Control with Rotary Switch