- 您现在的位置：买卖IC网 > PDF目录294733 > 91C100FDREVB (SMSC Corporation) FEAST FAST ETHERNET CONTROLLER WITH FULL DUPLEX CAPABILITY PDF资料下载
参数资料
| 型号： | 91C100FDREVB |
| 厂商： | SMSC Corporation |
| 英文描述： | FEAST FAST ETHERNET CONTROLLER WITH FULL DUPLEX CAPABILITY |
| 中文描述： | 宴快速以太网控制器以全双工能力 |
| 文件页数： | 20/68页 |
| 文件大小： | 423K |
| 代理商： | 91C100FDREVB |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页
SMSC DS – LAN91C100FD REV. B
Page 27
Rev. 05/31/2000
BANK 1
OFFSET
NAME
TYPE
SYMBOL
C
CONTROL REGISTER
READ/WRITE
CTR
HIGH
BYTE
0
RCV_
BAD
0
1
AUTO
RELEAS
E
0
1
0
1
0
1
0
LOW
BYTE
LE
ENABLE
CR
ENABLE
TE
ENABLE
1
0
EEPROM
SELECT
RELOAD
STORE
0
1
0
RCV_BAD - When set, bad CRC packets are received. When clear bad CRC packets do not generate interrupts and their
memory is released. Note: nRXDISC, when asserted, overrides RCV_BAD. Also, RCV_ BAD does not modify the function
of RCV DISCARD in the early receive register.
AUTO RELEASE - When set, transmit pages are released by transmit completion if the transmission was successful (when
TX_SUC is set). In that case there is no status word associated with its packet number, and successful packet numbers are
not even written into the TX COMPLETION FIFO. A sequence of transmit packets will generate an interrupt only when the
sequence is completely transmitted (TX EMPTY INT will be set), or when a packet in the sequence experiences a fatal
error (TX INT will be set). Upon a fatal error TXENA is cleared and the transmission sequence stops. The packet number
that failed, is present in the FIFO PORTS register, and its pages are not released, allowing the CPU to restart the
sequence after corrective action is taken.
LE ENABLE - Link Error Enable. When set it enables the LINK_OK bit transition as one of the interrupts merged into the
EPH INT bit. Clearing the LE ENABLE bit after an EPH INT interrupt, caused by a LINK_OK transition, will acknowledge
the interrupt. LE ENABLE defaults low (disabled).
CR ENABLE - Counter Roll over Enable. When set, it enables the CTR_ROL bit as one of the interrupts merged into the
EPH INT bit. Reading the COUNTER register after an EPH INT interrupt caused by a counter rollover, will acknowledge the
interrupt. CR ENABLE defaults low (disabled).
TE ENABLE - Transmit Error Enable. When set it enables Transmit Error as one of the interrupts merged into the EPH INT
bit. An EPH INT interrupt caused by a transmitter error is acknowledged by setting TXENA bit in the TCR register to 1 or by
clearing the TE ENABLE bit. TE ENABLE defaults low (disabled). Transmit Error is any condition that clears TXENA with
TX_SUC staying low as described in the EPHSR register.
EEPROM SELECT - This bit allows the CPU to specify which registers the EEPROM RELOAD or STORE refers to. When
high, the General Purpose Register is the only register read or written. When low, RELOAD reads Configuration, Base and
Individual Address, and STORE writes the Configuration and Base registers.
RELOAD - When set it will read the EEPROM and update relevant registers with its contents. Clears upon completing the
operation.
STORE - When set, stores the contents of all relevant registers in the serial EEPROM. Clears upon completing the
operation.
Note: When an EEPROM access is in progress the STORE and RELOAD bits will be read back as high. The remaining 14
bits of this register will be invalid. During this time attempted read/write operations, other than polling the EEPROM status,
will NOT have any effect on the internal registers. The CPU can resume accesses to the LAN91C100FD after both bits are
low. A worst case RELOAD operation initiated by RESET or by software takes less than 750
s.
相关PDF资料 |
PDF描述 |
|---|---|
| 91C94 | ISA/PCMCIA SINGLE CHIP ETHERNET CONTROLLER WITH RAM |
| 92_TNC-50-0-4/111_NE | BOARD TERMINATED, FEMALE, TNC CONNECTOR, SURFACE MOUNT, JACK |
| 92_TNC-50-0-4/111_NM | BOARD TERMINATED, FEMALE, TNC CONNECTOR, SURFACE MOUNT, JACK |
| 92082-314 | 14 CONTACT(S), FEMALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT |
| 92082-316 | 16 CONTACT(S), FEMALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 91C100GTQFP | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| 91C100QFP | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:SMSC 功能描述: |
| 91C15JC353 | 制造商:STM 功能描述:CGB015X335C |
| 91C1A-A24-A13/A15 | 制造商:BOURNS 制造商全称:Bourns Electronic Solutions 功能描述:91, 92, 93, 94, 95, 96 - 5/8 ” Square Single-Turn Panel Control 97, 99 - 5/8 ” Square Single-Turn Panel Control with Rotary Switch |
| 91C1A-A24-A13/A15L | 制造商:BOURNS 制造商全称:Bourns Electronic Solutions 功能描述:91, 92, 93, 94, 95, 96 - 5/8 ” Square Single-Turn Panel Control 97, 99 - 5/8 ” Square Single-Turn Panel Control with Rotary Switch |
发布紧急采购，3分钟左右您将得到回复。