- 您现在的位置：买卖IC网 > PDF目录294733 > 91C100FDREVB (SMSC Corporation) FEAST FAST ETHERNET CONTROLLER WITH FULL DUPLEX CAPABILITY PDF资料下载
参数资料
| 型号： | 91C100FDREVB |
| 厂商： | SMSC Corporation |
| 英文描述： | FEAST FAST ETHERNET CONTROLLER WITH FULL DUPLEX CAPABILITY |
| 中文描述： | 宴快速以太网控制器以全双工能力 |
| 文件页数： | 26/68页 |
| 文件大小： | 423K |
| 代理商： | 91C100FDREVB |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页
SMSC DS – LAN91C100FD REV. B
Page 32
Rev. 05/31/2000
OFFSET
NAME
TYPE
SYMBOL
C
INTERRUPT ACKNOWLEDGE
REGISTER
WRITE ONLY
ACK
RX_DISC
INT
ERCV INT
RX_OVRN
INT
TX EMPTY
INT
TX INT
OFFSET
NAME
TYPE
SYMBOL
D
INTERRUPT MASK REGISTER
READ/WRITE
MSK
RX_DISC
INT
ERCV INT
EPH INT
RX_OVRN
INT
ALLOC INT
TX EMPTY
INT
TX INT
RCV INT
0
This register can be read and written as a word or as two individual bytes.
The Interrupt Mask Register bits enable the appropriate bits when high and disable them when low. An enabled bit being
set will cause a hardware interrupt.
EPH INT - Set when the Ethernet Protocol Handler section indicates one out of various possible special conditions. This bit
merges exception type of interrupt sources, whose service time is not critical to the execution speed of the low level drivers.
The exact nature of the interrupt can be obtained from the EPH Status Register (EPHSR), and enabling of these sources
can be done via the Control Register. The possible sources are:
LINK - Link Test transition
CTR_ROL - Statistics counter roll over
TXENA cleared - A fatal transmit error occurred forcing TXENA to be cleared. TX_SUC will be low and the specific
reason will be reflected by the bits:
TXUNRN - Transmit underrun
SQET - SQE Error
LOST CARR - Lost Carrier
LATCOL - Late Collision
16COL - 16 collisions
RX_DISC INT - Set when the nRXDISC PIN COUNTER in the ERCV register increments to a value of FF. The RX_DISC
INT bit latches the condition for the purpose of being polled or generating an interrupt, and will only be cleared by writing the
acknowledge register with the RX_DISC INT bit set.
RX_OVRN INT - Set when 1) the receiver aborts due to an overrun due to a failed memory allocation, 2) the receiver
aborts due to a packet length of greater than 2K bytes, or 3) the receiver aborts due to the RCV DISCRD bit in the ERCV
register set. The RX_OVRN INT bit latches the condition for the purpose of being polled or generating an interrupt, and will
only be cleared by writing the acknowledge register with the RX_OVRN INT bit set.
ALLOC INT - Set when an MMU request for TX pages allocation is completed. This bit is the complement of the FAILED
bit in the ALLOCATION RESULT register. The ALLOC INT ENABLE bit should only be set following an allocation
command, and cleared upon servicing the interrupt.
TX EMPTY INT - Set if the TX FIFO goes empty, can be used to generate a single interrupt at the end of a sequence of
packets enqueued for transmission. This bit latches the empty condition, and the bit will stay set until it is specifically
cleared by writing the acknowledge register with the TX EMPTY INT bit set. If a real time reading of the FIFO empty is
desired, the bit should be first cleared and then read.
相关PDF资料 |
PDF描述 |
|---|---|
| 91C94 | ISA/PCMCIA SINGLE CHIP ETHERNET CONTROLLER WITH RAM |
| 92_TNC-50-0-4/111_NE | BOARD TERMINATED, FEMALE, TNC CONNECTOR, SURFACE MOUNT, JACK |
| 92_TNC-50-0-4/111_NM | BOARD TERMINATED, FEMALE, TNC CONNECTOR, SURFACE MOUNT, JACK |
| 92082-314 | 14 CONTACT(S), FEMALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT |
| 92082-316 | 16 CONTACT(S), FEMALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 91C100GTQFP | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| 91C100QFP | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:SMSC 功能描述: |
| 91C15JC353 | 制造商:STM 功能描述:CGB015X335C |
| 91C1A-A24-A13/A15 | 制造商:BOURNS 制造商全称:Bourns Electronic Solutions 功能描述:91, 92, 93, 94, 95, 96 - 5/8 ” Square Single-Turn Panel Control 97, 99 - 5/8 ” Square Single-Turn Panel Control with Rotary Switch |
| 91C1A-A24-A13/A15L | 制造商:BOURNS 制造商全称:Bourns Electronic Solutions 功能描述:91, 92, 93, 94, 95, 96 - 5/8 ” Square Single-Turn Panel Control 97, 99 - 5/8 ” Square Single-Turn Panel Control with Rotary Switch |
发布紧急采购，3分钟左右您将得到回复。