- 您现在的位置：买卖IC网 > PDF目录122717 > 935262073551 (NXP SEMICONDUCTORS) 8-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP64 PDF资料下载
参数资料
| 型号： | 935262073551 |
| 厂商： | NXP SEMICONDUCTORS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP64 |
| 封装： | PLASTIC, QFP-64 |
| 文件页数： | 16/43页 |
| 文件大小： | 206K |
| 代理商： | 935262073551 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页
2000 Feb 21
23
Philips Semiconductors
Product specication
Multiprotocol IC Card coupler
TDA8006
Auxiliary RAM (MAR0, address C or D, write only;
MAR1, address E or F, write only; MRR, MWR,
address 8 or 9, read/write; all bits cleared after reset)
In order to store data, 1 kbyte of auxiliary RAM may be
accessed through the peripheral interface. The content of
the RAM is undefined after reset. Note that only AD3,
AD2 and AD1 must be programmed for addressing the
RAM register, allowing faster operations if needed.
There are two methods to address this memory:
Random method: the low order address is written in
MAR0, and the high order address is written in MAR1.
A write operation to MWR will write the data at the
preselected address on the falling edge of EN, and a
read operation to MRR will load to port P4 the data that
is stored at the preselected address on the falling edge
of EN.
Sequential method: once low order and high order
addresses are written in MAR0 and MAR1, every read
or write operation to MRR or MWR will increment the
address that is stored in MAR0 and MAR1. Thus it is
possible to read or write data strings within the auxiliary
RAM without rewriting the addresses between 2 data
bytes. The auto-increment feature is operational on the
whole length of the RAM. In case of overflow, the count
starts again at address 00H.
Output Ports Extension Register (PER, address 7,
write only; all bits cleared after reset)
In this register, the four low order bits control the activation
of the card. The four high order bits D4, D5, D6 and D7
each control auxiliary
±2 mA push-pull output ports, which
can be used for any purpose (LEDs, control signals, etc.).
The electrical state of a port is HIGH if the bit is LOW, and
LOW if the bit is HIGH. The bits are cleared after reset
making the ports HIGH.
Activation sequence
When the card is inactive, pins VCC, CLK, RST and I/O are
LOW, having low impedance with respect to GND.
The step-up converter is stopped. The I/O is configured in
reception mode with a high impedance path to the
ISO 7816 UART. Any spurious pulses from the card during
power-up will have no effect until I/O is enabled. When
requirements are fulfilled (correct voltage supply, card
present, no hardware problems), the microcontroller may
initiate an activation sequence by setting bit CMDVCC
HIGH (t0).
The step-up converter starts (t1)
VCC starts rising from 0 to 5 V or to 3 V with a controlled
rise time of typically 0.16 V/
s(t2)
I/O, contacts C4 and C8 buffers are enabled (t3);
integrated pull-up resistors of 10 k
are connected to
VCC
CLK is sent to the card (t4)
RST buffer is enabled (t5).
In order to allow a precise count of clock pulses during
ATR in manual mode, a defined time window (t3/t5) is
opened where the clock may be sent to the card using
RSTIN. Beyond this window, RSTIN does not respond to a
clock pulse, and only monitors the card’s RST contact.
In automatic mode (ATREN set HIGH), RST is monitored
by the TDA8006, RSTIN is inactive and CLK is output by
the TDA8006 at t3. RST is LOW. If the card has not
responded within the period of 40100 CLK pulses for
versions C2 and C3 (45000 for version C1), RST is set
HIGH for a maximum of 40100 CLK pulses for versions
C2 and C3 (45000 for version C1).
It is also possible to customize the activation sequence by
keeping CLK STOP LOW with RSTIN LOW beyond t5, and
then output CLK using the CLK configuration.
The sequencer is clocked by 1
64fINT which gives a time
interval T of typically 25
s. Thus t1 =0to 164T, t2 =t1 +T,
t3 =t1 + 4T, t4 =t3 to t5 and t5 =t1 + 7T.
相关PDF资料 |
PDF描述 |
|---|---|
| 935263686557 | 6 CHANNEL(S), 200M bps, SERIAL COMM CONTROLLER, PQFP64 |
| 9173B-01CS08LF | 75 MHz, VIDEO CLOCK GENERATOR, PDSO8 |
| 9212AF-13LF-IN0 | 533.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO24 |
| 932S200BFLFT | 133 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 932S203AFLF | 133.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 935262217118 | 制造商:NXP Semiconductors 功能描述:Real Time Clock Serial 8-Pin SO T/R |
| 935264217557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935267356112 | 制造商:NXP Semiconductors 功能描述:IC TEA1507PN |
| 935268081112 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935268721125 | 制造商:NXP Semiconductors 功能描述:Buffer/Line Driver 1-CH Non-Inverting 3-ST CMOS 5-Pin TSSOP T/R |
发布紧急采购，3分钟左右您将得到回复。