- 您现在的位置：买卖IC网 > PDF目录122717 > 935262073551 (NXP SEMICONDUCTORS) 8-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP64 PDF资料下载
参数资料
| 型号： | 935262073551 |
| 厂商： | NXP SEMICONDUCTORS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP64 |
| 封装： | PLASTIC, QFP-64 |
| 文件页数： | 9/43页 |
| 文件大小： | 206K |
| 代理商： | 935262073551 |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页
2000 Feb 21
17
Philips Semiconductors
Product specication
Multiprotocol IC Card coupler
TDA8006
On/off controller
Table 8
On/off controller bits (PER; address 7; write only; all bits cleared after reset)
BIT
NAME
DESCRIPTION
D0
CMDVCC; set and reset by software
set to 1 for starting activation sequence of the card, and reset
to 0 for starting deactivation
D1
RSTIN; set and reset by software
control line RST for card contact C2 in manual mode (active
HIGH)
D2
Force Inverse Parity (FIP); set and reset by
software
when LOW, the UART processes the parity according to
ISO 7816; when HIGH, the UART processes the inverse parity
(which causes parity errors during transmission and ‘not
acknowledge’ signals during reception)
D3
automatic ATR processing enabling
(ATREN); set by software, reset by
hardware
when HIGH, the UART automatically counts the clock pulses
during ATR and controls the RST contact; this bit is
automatically reset by hardware when a start bit is detected
on I/O or when the card is declared as mute; when LOW, this
automatic processing is disabled (manual mode)
D4
K0; set and reset by software
auxiliary
±2 mA push-pull output control (inverted output)
D5
K1; set and reset by software
auxiliary
±2 mA push-pull output control (inverted output)
D6
K2; set and reset by software
auxiliary
±2 mA push-pull output control (inverted output)
D7
K3; set and reset by software
auxiliary
±2 mA push-pull output control (inverted output)
The on/off controller is used for activating or deactivating
the card, for controlling contact C2 (RST) manually
through RSTIN or automatically, for forcing inverse parity
(for flow control or test purposes), and for controlling four
independent push-pull output lines K0 to K3.
After having cleared the ISO 7816 UART reset bit (see
UART configuration register) and checking the card
presence within the status register, the software may
initiate an activation sequence by setting bit CMDVCC
HIGH. It may also initiate a deactivation sequence by
resetting this bit (see activation and deactivation
sequences).
The timings during the ATR may be checked either
manually (using RSTIN and t3/t5 for counting clock pulses)
or automatically by setting bit ATREN HIGH (see Section
“Activation sequence”). In this case, hardware controls
both RST and the counting of CLK pulses. Bit ATREN is
reset by hardware when a start bit has been detected
before 2
× 40100 CLK pulses for versions C2 and C3
(2
× 45000 CLK pulses for version C1), or when the card
is declared as ‘mute’. Setting this bit HIGH again during a
session initiates a warm reset.
A warm reset may also be done manually by using RSTIN
and t3/t5 again.
ISO 7816 UART
The ISO 7816 UART handles all specific requirements
defined in ISO 7816 T = 0 and T = 1 protocol types. It is
also able to deal with synchronous cards (in conjunction
with contacts C4 and C8). In addition, there is a possibility
to force parity errors for test purposes or flow control.
The counting of CLK cycles during ATR is possible by
either hardware or software.
The ISO 7816 UART is configured with 2 registers: UART
Configuration Register (UCR) and Guard Time Register
(GTR).
When timings are given in terms of ETU (Elementary Time
Unit as defined by ISO 7816), then the reference is the
negative edge of the start bit of the character being
received or transmitted, unless otherwise specified.
相关PDF资料 |
PDF描述 |
|---|---|
| 935263686557 | 6 CHANNEL(S), 200M bps, SERIAL COMM CONTROLLER, PQFP64 |
| 9173B-01CS08LF | 75 MHz, VIDEO CLOCK GENERATOR, PDSO8 |
| 9212AF-13LF-IN0 | 533.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO24 |
| 932S200BFLFT | 133 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 932S203AFLF | 133.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 935262217118 | 制造商:NXP Semiconductors 功能描述:Real Time Clock Serial 8-Pin SO T/R |
| 935264217557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935267356112 | 制造商:NXP Semiconductors 功能描述:IC TEA1507PN |
| 935268081112 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935268721125 | 制造商:NXP Semiconductors 功能描述:Buffer/Line Driver 1-CH Non-Inverting 3-ST CMOS 5-Pin TSSOP T/R |
发布紧急采购，3分钟左右您将得到回复。