参数资料
型号: 951901AFLF
厂商: INTEGRATED DEVICE TECHNOLOGY INC
元件分类: 时钟产生/分配
英文描述: 133.34 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
封装: 0.300 INCH, GREEN, MO-118, SSOP-48
文件页数: 7/21页
文件大小: 206K
代理商: 951901AFLF
15
ICS951901
0670B—07/15/04
CPU_STOP# Timing Diagram
CPU_STOP# is an asychronous input to the clock synthesizer. It is used to turn off the CPU clocks for low power
operation. CPU_STOP# is synchronized by the ICS94209. The minimum that the CPU clock is enabled (CPU_STOP#
high pulse) is 100 CPU clocks. All other clocks will continue to run while the CPU clocks are disabled. The CPU clocks
will always be stopped in a low state and start in such a manner that guarantees the high pulse width is a full pulse.
CPU clock on latency is less than 4 CPU clocks and CPU clock off latency is less than 4 CPU clocks.
Notes:
1. All timing is referenced to the internal CPU clock.
2. CPU_STOP# is an asynchronous input and metastable conditions may exist. This signal is
synchronized to the CPU clocks inside the ICS94209.
3. All other clocks continue to run undisturbed. (including SDRAM outputs).
相关PDF资料
PDF描述
935270057551 4 CHANNEL(S), 5M bps, SERIAL COMM CONTROLLER, PQFP80
935269195112 8 I/O, PIA-GENERAL PURPOSE, PDSO16
935270020151 2 CHANNEL(S), 5M bps, SERIAL COMM CONTROLLER, PQFP48
935275617518 8 I/O, PIA-GENERAL PURPOSE, PDSO16
96W-NKR15HD-CW0 SINGLE COLOR LED, RED, 7.1 mm
相关代理商/技术参数
参数描述
951901AFLFT 制造商:Integrated Device Technology Inc 功能描述:Programmable PLL Frequency Generator Dual 48-Pin SSOP T/R
951902 制造商:Weidmuller 功能描述:WPG-M25, CABLE GLAND, PA,BLA -EA - Bulk
951903 制造商:Weidmuller 功能描述:WPG-M32, CABLE GLAND, PA,BLA -EA - Bulk
951904 制造商:Weidmuller 功能描述:WPG-M40, CABLE GLAND, PA,BLA -EA - Bulk
951905 制造商:Weidmuller 功能描述:WPG-M50, CABLE GLAND, PA,BLA -EA - Bulk