参数资料
型号: A40MX04-PLG44A
元件分类: FPGA
英文描述: FPGA, 6000 GATES, PQCC44
封装: PLASTIC, LCC-44
文件页数: 76/76页
文件大小: 429K
代理商: A40MX04-PLG44A
MX Automotive Family FPGAs
v2.0
1-3
D-modules, available in A42MX24 and A42MX36 devices,
contain wide-decode circuitry which provide a fast, wide-
input AND function similar to that found in CPLD
architectures (Figure 1-4). These modules are arranged
around the periphery of the device. The D-module allows
42MX devices to perform wide-decode functions at
speeds comparable to CPLDs and PALs. The output of the
D-module has a programmable inverter for active HIGH
or LOW assertion. The D-module output is hard-wired to
an output pin, but it can also be fed back into the array
to be incorporated into other logic.
Dual-Port SRAM Modules
The A42MX36 device contains dual-port SRAM modules
that
have
been
optimized
for
synchronous
or
asynchronous applications. The SRAM modules are
arranged in 256-bit blocks that can be configured as 32x8
or 64x4. SRAM modules can be cascaded together to
form memory spaces of user-definable width and depth.
A block diagram of the 42MX dual-port SRAM block is
shown in Figure 1-5.
The 42MX SRAM modules are true dual-port structures
containing independent read and write ports. Each
SRAM module contains six bits of read and write
addressing (RDAD[5:0] and WRAD[5:0], respectively) for
64x4-bit blocks. When configured in byte mode, the
highest order address bits (RDAD5 and WRAD5) are not
used. The read and write ports of the SRAM block
contain independent clocks (RCLK and WCLK) with
programmable polarities offering active HIGH or LOW
implementation. The SRAM block contains eight data
inputs (WD[7:0]), and eight outputs (RD[7:0]) which are
connected to segmented vertical routing tracks.
The 42MX dual-port SRAM blocks provide an optimal
solution for high-speed buffered applications requiring
fast FIFO and LIFO queues. Actel’s ACTgen Macro Builder
provides the capability to quickly design memory
functions, such as FIFOs, LIFOs, and RAM arrays. In
addition, unused SRAM blocks can be used to implement
registers for other logic within the design.
Figure 1-4 D-Module Implementation in 42MX Devices
7 Inputs
Hard-Wire to I/O
Feedback to Array
Programmable
Inverter
Figure 1-5 42MX Dual-Port SRAM Block
SRAM Module
32 x 8 or 64 x 4
(256 Bits)
Read
Port
Logic
Write
Port
Logic
RD[7:0]
Routing Tracks
[5:0]
RDAD[5:0]
REN
RCLK
Latches
WD[7:0]
WRAD[5:0]
Write
Logic
MODE
BLKEN
WEN
WCLK
[5:0]
Latches
Read
Logic
[7:0]
Latches
相关PDF资料
PDF描述
A40MX04-PLG68A FPGA, 6000 GATES, PQCC68
A42MX36-BG272A FPGA, 54000 GATES, PBGA272
A42MX36-BGG272A FPGA, 54000 GATES, PBGA272
A42MX36-CQ208A FPGA, 54000 GATES, CQFP208
A42MX36-CQ256A FPGA, 54000 GATES, CQFP256
相关代理商/技术参数
参数描述
A40MX04-PLG44I 功能描述:IC FPGA MX SGL CHIP 6K 44-PLCC RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:MX 标准包装:90 系列:ProASIC3 LAB/CLB数:- 逻辑元件/单元数:- RAM 位总计:36864 输入/输出数:157 门数:250000 电源电压:1.425 V ~ 1.575 V 安装类型:表面贴装 工作温度:-40°C ~ 125°C 封装/外壳:256-LBGA 供应商设备封装:256-FPBGA(17x17)
A40MX04-PLG44M 制造商:Microsemi Corporation 功能描述:FPGA 6K GATES 547 CELLS 83MHZ/139MHZ 0.45UM 3.3V/5V 44PLCC - Rail/Tube 制造商:Microsemi Corporation 功能描述:IC FPGA 34 I/O 44PLCC
A40MX04-PLG68 功能描述:IC FPGA 69I/O 68PLCC RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:MX 标准包装:24 系列:ECP2 LAB/CLB数:1500 逻辑元件/单元数:12000 RAM 位总计:226304 输入/输出数:131 门数:- 电源电压:1.14 V ~ 1.26 V 安装类型:表面贴装 工作温度:0°C ~ 85°C 封装/外壳:208-BFQFP 供应商设备封装:208-PQFP(28x28)
A40MX04-PLG68I 功能描述:IC FPGA MX SGL CHIP 6K 68-PLCC RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:MX 标准包装:90 系列:ProASIC3 LAB/CLB数:- 逻辑元件/单元数:- RAM 位总计:36864 输入/输出数:157 门数:250000 电源电压:1.425 V ~ 1.575 V 安装类型:表面贴装 工作温度:-40°C ~ 125°C 封装/外壳:256-LBGA 供应商设备封装:256-FPBGA(17x17)
A40MX04-PLG68M 制造商:Microsemi Corporation 功能描述:FPGA 6K GATES 547 CELLS 83MHZ/139MHZ 0.45UM 3.3V/5V 68PLCC - Rail/Tube 制造商:Microsemi Corporation 功能描述:IC FPGA 57 I/O 68PLCC 制造商:Microsemi Corporation 功能描述:IC FPGA MX SGL CHIP 6K 68-PLCC