- 您现在的位置：买卖IC网 > PDF目录298813 > ACT-7000ASC-225F24Q 64-BIT, 225 MHz, RISC PROCESSOR, CQFP208 PDF资料下载
参数资料
| 型号： | ACT-7000ASC-225F24Q |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 64-BIT, 225 MHz, RISC PROCESSOR, CQFP208 |
| 封装： | 1.120 X 1.120 INCH, INVERTED, CERAMIC, QFP-208 |
| 文件页数： | 23/26页 |
| 文件大小： | 231K |
| 代理商： | ACT-7000ASC-225F24Q |
6
SCD7000A Rev C 9/9/09
Aeroflex Plainview
By pipelining the multiply-accumulate function and
dynamically determining the size of the input operands, the
ACT 7000ASC is able to maximize throughput while still
using an area efficient implementation.
Floating-Point Coprocessor
The ACT 7000ASC incorporates a high-performance
fully pipe-lined floating-point coprocessor which includes
a floating-point register file and autonomous execution
units for multiply/ add/convert and divide/square root. The
floating-point
coprocessor
is
a
tightly
coupled
co-execution unit, decoding and executing instructions in
parallel with, and in the case of floating-point loads and
stores, in cooperation with the M pipe of the integer unit.
As described earlier, the superscalar capabilities of the
ACT 7000ASC
allow
floating-point
computation
instructions to issue concurrently with integer instructions.
Floating-Point Unit
The ACT 7000ASC floating-point execution unit
supports single and double precision arithmetic, as
specified in the IEEE Standard 754. The execution unit is
broken into a separate divide/square root unit and a
pipelined multiply/add unit. Overlap of divide/square root
and multiply/add is supported.
The
ACT 7000ASC
maintains
fully
precise
floating-point exceptions while allowing both overlapped
and pipelined operations. Precise exceptions are extremely
important in object-oriented programming environments
and highly desirable for debugging in any environment.
The
floating-point
unit’s
operation
set
includes
floating-point add, subtract, multiply, multiply-add, divide,
square root, reciprocal, reciprocal square root, conditional
moves, conversion between fixed-point and floating-point
format, conversion between floating-point formats, and
floating-point compare. Table 5 gives the latencies of the
floating-point instructions in internal processor cycles.
Floating-Point General Register File
The floating-point general register file, FGR, is made up
of thirty-two 64-bit registers. With the floating-point load
and store double instructions, LDC1 and SDC1, the
floating-point unit can take advantage of the 64-bit wide
data cache and issue a floating-point coprocessor load or
store double-word instruction in every cycle.
The floating-point control register file contains two
registers; one for determining configuration and revision
information for the coprocessor and one for control and
status information. These registers are primarily used for
diagnostic software, exception handling, state saving and
restoring, and control of rounding modes.
To support superscalar operations, the FGR has four read
ports and two write ports, and is fully bypassed to minimize
operation latency in the pipeline. Three of the read ports
and one write port are used to support the combined
multiply-add instruction while the fourth read and second
write port allows a concurrent floating-point load or store
and conditional moves.
System Control Coprocessor (CP0)
The system control coprocessor (CP0) in the MIPS
architecture is responsible for the virtual memory
sub-system, the exception control system, and the
diagnostics capability of the processor. In the MIPS
architecture, the system control coprocessor (and thus the
kernel software) is implementation dependent. For memory
management, the ACT 7000ASC CP0 is logically identical
to that of the RM5200 Family and R5000. For interrupt
exceptions and diagnostics, the ACT 7000ASC is a
superset of the RM5200 Family and R5000 implementing
additional features described later in the sections on
Interrupts,
the
Test/Breakpoint
facility,
and
the
Performance Counter facility.
Table 5 – Floating Point Latencies and
Repeat Rates
Operation
Latency
single/double
Repeat Rate
single/double
fadd
4
1
fsub
4
1
fmult
4/5
1/2
fmadd
4/5
1/2
fmsub
4/5
1/2
fdiv
21/36
19/34
fsqrt
21/36
19/34
frecip
21/36
19/34
frsqrt
38/68
36/66
fcvt.s.d
4
1
fcvt.s.w
6
3
fcvt.s.l
6
3
fcvt.d.s
4
1
fcvt.d.w
4
1
fcvt.d.l
4
1
fcvt.w.s
4
1
fcvt.w.d
4
1
fcvt.l.s
4
1
fcvt.l.d
4
1
fcmp
1
fmov, fmovc
1
fabs, fneg
1
相关PDF资料 |
PDF描述 |
|---|---|
| ACT-7000ASC-300F17I | 64-BIT, 300 MHz, RISC PROCESSOR, CQFP208 |
| ACT4445 | DATACOM, MIL-STD-1553 DATA BUS TRANSCEIVER, BCC64 |
| ACTS04KMSR-02 | ACT SERIES, HEX 1-INPUT INVERT GATE, CDFP14 |
| ACTS04DMSR-02 | ACT SERIES, HEX 1-INPUT INVERT GATE, CDIP14 |
| ACTS08DMSR | ACT SERIES, QUAD 2-INPUT AND GATE, CDIP14 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ACT7000SC | 制造商:AEROFLEX 制造商全称:AEROFLEX 功能描述:ACT 7000SC 64-Bit Superscaler Microprocessor |
| ACT-7000SC-150F17C | 制造商:AEROFLEX 制造商全称:AEROFLEX 功能描述:ACT 7000SC 64-Bit Superscaler Microprocessor |
| ACT-7000SC-150F17I | 制造商:AEROFLEX 制造商全称:AEROFLEX 功能描述:ACT 7000SC 64-Bit Superscaler Microprocessor |
| ACT-7000SC-150F17M | 制造商:AEROFLEX 制造商全称:AEROFLEX 功能描述:ACT 7000SC 64-Bit Superscaler Microprocessor |
| ACT-7000SC-150F17Q | 制造商:AEROFLEX 制造商全称:AEROFLEX 功能描述:ACT 7000SC 64-Bit Superscaler Microprocessor |
发布紧急采购，3分钟左右您将得到回复。