- 您现在的位置：买卖IC网 > PDF目录9287 > AD5263BRUZ50-REEL7 (Analog Devices Inc)IC POT DGTL 50K 256POS 24TSSOP PDF资料下载
参数资料
| 型号： | AD5263BRUZ50-REEL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 11/28页 |
| 文件大小： | 0K |
| 描述： | IC POT DGTL 50K 256POS 24TSSOP |
| 标准包装： | 1,000 |
| 接片： | 256 |
| 电阻（欧姆）： | 50k |
| 电路数： | 4 |
| 温度系数： | 标准值 30 ppm/°C |
| 存储器类型： | 易失 |
| 接口： | I²C，SPI（芯片选择，设备位址） |
| 电源电压： | 2.7 V ~ 5.5 V，5 V ~ 15 V |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 24-TSSOP |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
Data Sheet
AD5263
Rev. F | Page 19 of 28
Daisy-Chain Operation
The serial data output (SDO) pin contains an open-drain
N-channel FET. This output requires a pull-up resistor in order
to transfer data to the SDI pin of the next package. This allows
for daisy-chaining several RDACs from a single processor serial
data line. The pull-up resistor termination voltage can be greater
than the VDD supply voltage. It is recommended to increase the
clock period when using a pull-up resistor to the SDI pin of the
following device because capacitive loading at the daisy-chain node
(SDO to SDI) between devices may induce time delay to subsequent
devices. Users should be aware of this potential problem to achieve
data transfer successfully (see Figure 47). If two AD5263s are
daisy-chained, a total of 20 bits of data is required. The first 10 bits,
complying with the format shown in the Serial Data-Word Format
section and bit map, go to U2 and the second 10 bits, with the
same format, go to U1. CS should be kept low until all 20 bits are
clocked into their respective serial registers. After this, CS is pulled
high to complete the operation and load the RDAC latch. Data
appears on SDO on the negative edge of the clock, thus making
it available to the input of the daisy-chained device on the rising
edge of the next clock.
03142-
046
AD5263
U2
SPI
U1
SDI
CLK
SDO
CLK
SDI
SDO
MOSI
VL
RP
2.2k
CS
CLK CS
CS
Figure 47. Daisy-Chain Configuration
I2C-COMPATIBLE 2-WIRE SERIAL BUS (DIS = 1)
In the I2C-compatible mode, the RDACs are connected to the
bus as slave devices.
Referring to the bit maps in the I2C-Compatible Digital
Interface (DIS = 1) section, the first byte of the AD5263 is a
slave address byte, consisting of a 7-bit slave address and a R/W
bit. The five MSBs are 01011 and the following two bits are
determined by the state of the AD0 and AD1 pins of the device.
AD0 and AD1 allow the user to place up to four of the I2C-
compatible devices on one bus.
The 2-wire I2C serial bus protocol operates as follows.
1. The master initiates a data transfer by establishing a
START condition, which is when a high-to-low transition
on the SDA line occurs while SCL is high (see Figure 43).
The following byte is the slave address byte, which consists
of the 7-bit slave address followed by an R/W bit. This R/W
bit determines whether data will be read from or written to
the slave device.
The slave whose address corresponds to the transmitted
address responds by pulling the SDA line low during the
ninth clock pulse (this is termed the acknowledge bit). At
this stage, all other devices on the bus remain idle while the
selected device waits for data to be written to or read from
its serial register. If the R/W bit is high, the master reads
from the slave device. If the R/W bit is low, the master
writes to the slave device.
2. In write mode, the second byte is the instruction byte. The
first bit (MSB) of the instruction byte is a don’t care. The
following two bits, labeled A1 and A0, are the RDAC
subaddress select bits.
The fourth MSB (RS) is the midscale reset. A logic high on
this bit moves the wiper of the selected channel to the center
tap where RWA = RWB. This feature effectively writes over
the contents of the register, so that when taken out of reset
mode, the RDAC remains at midscale.
The fifth MSB (SD) is the shutdown bit. A logic high causes
the selected channel to open circuit at Terminal A while
shorting the wiper to Terminal B. This operation yields
almost 0 in rheostat mode or 0 V in potentiometer
mode. This SD bit serves the same function as the SHDN
pin except that the SHDN pin reacts to active low. In
addition, the SHDN pin affects all channels, as opposed to
the SD bit, which affects only the channel being written to.
It is important to note that the shutdown operation does
not disturb the contents of the register. When brought out
of shutdown, the previous setting is applied to the RDAC.
The next two bits are O2 and O1. They are extra programmable
logic outputs that can be used to drive other digital loads,
logic gates, LED drivers, analog switches, etc.
The LSB is a don’t care bit (see the bit map in the I2C Write
Mode Data-Word Format section).
After acknowledging the instruction byte, the last byte in write
mode is the data byte. Data is transmitted over the serial bus
in sequences of nine clock pulses (eight data bits followed by
an acknowledge bit). The transitions on the SDA line must
occur during the low period of SCL and remain stable
during the high period of SCL (see Figure 43).
相关PDF资料 |
PDF描述 |
|---|---|
| DS1100Z-50+ | IC DELAY LINE 5TAP 50NS 8-SOIC |
| VE-272-MX-B1 | CONVERTER MOD DC/DC 15V 75W |
| MS27484T16A42PA | CONN PLUG 42POS STRAIGHT W/PINS |
| VI-B6H-IU-F4 | CONVERTER MOD DC/DC 52V 200W |
| VI-B4Z-MX-F4 | CONVERTER MOD DC/DC 2V 30W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5263EVAL | 制造商:Analog Devices 功能描述:Evaluation Board For Digital Potentiometer, Quad, 15V, 256-Position, Digital Potentiometer 制造商:Analog Devices 功能描述:AD5263 EVAL BOARD - Bulk |
| AD52651A | 制造商:ESMT 制造商全称:Elite Semiconductor Memory Technology Inc. 功能描述:2.5W/CH Stereo Filter-less Class-D Audio Amplifier with Headphone Driver |
| AD5266 | 制造商:ESMT 制造商全称:Elite Semiconductor Memory Technology Inc. 功能描述:16V STEREO CLASS-D AUDIO POWER AMPLIFIER with STEREO HEADPHONE |
| AD526A | 制造商:AD 制造商全称:Analog Devices 功能描述:Software Programmable Gain Amplifier |
| AD526AD | 功能描述:IC AMP PGA 10MA 16CDIP RoHS:否 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:2,500 系列:Excalibur™ 放大器类型:J-FET 电路数:1 输出类型:- 转换速率:45 V/µs 增益带宽积:10MHz -3db带宽:- 电流 - 输入偏压:20pA 电压 - 输入偏移:490µV 电流 - 电源:1.7mA 电流 - 输出 / 通道:48mA 电压 - 电源，单路/双路(±):4.5 V ~ 38 V，±2.25 V ~ 19 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-SOIC 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。