参数资料
| 型号： | AD5590BBC |
| 厂商： | Analog Devices Inc |
| 文件页数： | 30/44页 |
| 文件大小： | 0K |
| 描述： | IC ADC I/O PORT16 W/AMP 80CSPBGA |
| 标准包装： | 1 |
| 位数： | 12 |
| 采样率（每秒）： | 1M |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 2 |
| 功率耗散（最大）： | 12.5mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 80-LFBGA，CSPBGA |
| 供应商设备封装： | 80-CSP-BGA（10x10） |
| 包装： | 托盘 |
| 输入数目和类型： | 16 个单端，单极 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页当前第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
AD5590
Rev. A | Page 36 of 44
Powering Up the ADC
When supplies are first applied to the ADC, the ADC can
power up in any of the operating modes of the ADC. To ensure
that the ADC is placed into the required operating mode, the
user should perform a dummy cycle operation, as outlined in
The three dummy conversion operations outlined in Figure 68
must be performed to place the ADC into either of the
automatic modes. The first two conversions of this dummy
cycle operation are performed with the ADIN line tied high,
and for the third conversion of the dummy cycle operation, the
user writes the desired control register configuration to the
ADC to place the ADC into the required automode. On the
third ASYNC rising edge after the supplies are applied, the
control register contains the correct information and valid data
results from the next conversion.
Therefore, to ensure the ADC is placed into the correct
operating mode when supplies are first applied to the ADC,
the user must first issue two serial write operations with the
ADIN line tied high. On the third conversion cycle, the user
can then write to the ADC control register to place the ADC
into any of the operating modes. To guarantee that the ADC
control register contains the correct data, do not write to the
shadow register until the fourth conversion cycle after the
supplies are applied to the ADC.
If the user wants to place the ADC into either normal mode or
full shutdown mode, the second dummy cycle with ADIN tied
high can be omitted from the three dummy conversion opera-
tion outlined in Figure 68.
Interfacing to the ADC
Figure 2 shows the detailed timing diagram for serial inter-
facing to the ADC. The serial clock provides the conversion
clock and also controls the transfer of information to and from
the ADC during each conversion.
The ASYNC signal initiates the data transfer and conversion
process. The falling edge of ASYNC puts the track and hold
into hold mode, takes the bus out of three-state, and the analog
input is sampled at this point. The conversion is also initiated
at this point and requires 16 ASCLK cycles to complete. The
track and hold returns to track on the 14th ASCLK falling edge
as shown in Figure 2 at Point B, except when the write is to the
shadow register, in which case the track and hold does not
return to track until the rising edge of ASYNC, that is, Point C
goes back into three-state (assuming the weak/TRI bit is set
to 0). Sixteen serial clock cycles are required to perform the
conversion process and to access data from the ADC. The
12 bits of data are preceded by the four channel address bits
(ADD3 to ADD0), identifying which channel the conversion
result corresponds to. ASYNC going low provides Address
Bit ADD3 to be read in by the microprocessor or DSP. The
remaining address bits and data bits are then clocked out by
subsequent ASCLK falling edges beginning with the second
Address Bit ADD2; thus, the first ASCLK falling edge on the
serial clock has Address Bit ADD3 provided and also clocks out
Address Bit ADD2. The final bit in the data transfer is valid on
the 16th falling edge, having being clocked out on the previous
(15th) falling edge.
ASCLK
1
12
16
1
12
16
1
12
16
ADOUT
ADIN
ASYNC
DUMMY CONVERSION
CORRECT VALUE IN CONTROL
REGISTER VALID DATA FROM
NEXT CONVERSION USER CAN
WRITE TO SHADOW REGISTER
IN NEXT CONVERSION
INVALID DATA
DATA IN TO CONTROL
CONTROL REGISTER IS LOADED ON THE
FIRST 12 CLOCK EDGES
KEEP DIN LINE TIED HIGH FOR FIRST TWO DUMMY CONVERSIONS
07691-
068
Figure 68. Placing the ADC into the Required Operating Mode after Supplies are Applied
相关PDF资料 |
PDF描述 |
|---|---|
| AD5621BKSZ-500RL7 | IC DAC 12BIT SPI 5V SC70-6 |
| AD5626BRMZ-REEL7 | IC DAC NANO 12BIT 8-MSOP |
| AD5662BRM-1 | IC DAC 16BIT BUFF V-OUT 8-MSOP |
| AD5663RBCPZ-3R2 | IC DAC NANO 16BIT DUAL 10-LFCSP |
| AD5664BCPZ-R2 | IC DAC NANO 16BIT QUAD 10-LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5590BBCZ | 功能描述:IC ADC I/O PORT-16 AMP 80-CSPBGA RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率（每秒）:20M 数据接口:并联 转换器数目:2 功率耗散（最大）:155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP（7x7） 包装:Digi-Reel® 输入数目和类型:4 个单端，单极；2 个差分，单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6 |
| AD5592RBCBZ-1-RL7 | 功能描述:IC DAC/ADC 12BIT OCT SPI 16WLCSP 制造商:analog devices inc. 系列:- 包装:剪切带（CT） 零件状态:在售 类型:ADC，DAC 分辨率（位）:12 b 采样率（每秒）:400k 数据接口:SPI 电压源:单电源 电压 - 电源:2.7 V ~ 5.5 V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:16-UFBGA，WLCSP 供应商器件封装:16-WLCSP(1.96x1.96) 标准包装:1 |
| AD5592RBCBZ-RL7 | 功能描述:IC DAC/ADC 12BIT OCT SPI 16WLCSP 制造商:analog devices inc. 系列:* 零件状态:在售 标准包装:1 |
| AD5592RBCPZ-1-RL7 | 功能描述:IC DAC/ADC 12BIT OCT SPI 16LFCSP 制造商:analog devices inc. 系列:* 零件状态:在售 标准包装:1 |
| AD5592RBCPZ-RL7 | 功能描述:IC DAC/ADC 12BIT OCT SPI 16LFCSP 制造商:analog devices inc. 系列:- 包装:剪切带（CT） 零件状态:在售 类型:ADC，DAC 分辨率（位）:12 b 采样率（每秒）:400k 数据接口:SPI 电压源:单电源 电压 - 电源:2.7 V ~ 5.5 V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:16-WFQFN，CSP 供应商器件封装:16-LFCSP-WQ（3x3） 标准包装:1 |
发布紧急采购，3分钟左右您将得到回复。