参数资料
| 型号： | AD5749ACPZ-RL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 15/28页 |
| 文件大小： | 0K |
| 描述： | IC CURRENT OUT DVR 32-LFCSP |
| 标准包装： | 1 |
| 放大器类型： | 仪表 |
| 电路数： | 1 |
| 电流 - 电源： | 5.2mA |
| 电流 - 输出 / 通道： | 24mA |
| 电压 - 电源，单路/双路(±)： | 10.8 V ~ 55 V |
| 工作温度： | -40°C ~ 105°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 32-LFCSP-VQ（5x5） |
| 包装： | 标准包装 |
| 其它名称： | AD5749ACPZ-RL7DKR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
AD5749
Data Sheet
Rev. B | Page 22 of 28
DETAILED DESCRIPTION OF FEATURES
OUTPUT FAULT ALERT—SOFTWARE MODE
In software mode, the AD5749 is equipped with one FAULT
pin; this is an open-drain output allowing several AD5749
devices to be connected together to one pull-up resistor for
global fault detection. In software mode, the FAULT pin is
forced active low by any one of the following fault scenarios:
The voltage at IOUT attempts to rise above the compliance
range due to an open-loop circuit or insufficient power
supply voltage. The internal circuitry that develops the
fault output avoids using a comparator with window
limits because this requires an actual output error before
the fault output becomes active. Instead, the signal is
generated when the internal amplifier in the output stage
has less than approximately 1 V of remaining drive capa-
bility. Thus, the fault output activates slightly before the
compliance limit is reached. Because the comparison is
made within the feedback loop of the output amplifier, the
output accuracy is maintained by its open-loop gain, and
an output error does not occur before the fault output
becomes active.
An interface error is detected due to the packet error
checking failure (PEC). See the Packet Error Checking
section.
The core temperature of the AD5749 exceeds approxi-
mately 150°C.
OUTPUT FAULT ALERT—HARDWARE MODE
In hardware mode, the AD5749 is equipped with two fault pins:
IFAULT and TEMP. These are open-drain outputs allowing
several AD5749 devices to be connected together to one pull-up
resistor for global fault detection. In hardware control mode,
these fault pins are forced active by any one of the following
fault scenarios:
An open-circuit is detected. The voltage at IOUT attempts
to rise above the compliance range, due to an open-loop
circuit or insufficient power supply voltage. The internal
circuitry that develops the fault output avoids using a
comparator with window limits because this requires an
actual output error before the fault output becomes active.
Instead, the signal is generated when the internal amplifier
in the output stage has less than approximately 1 V of
remaining drive capability. Thus, the fault output activates
slightly before the compliance limit is reached. Because the
comparison is made within the feedback loop of the output
amplifier, the output accuracy is maintained by its open-
loop gain, and an output error does not occur before the
fault output becomes active. If this fault is detected, the
IFAULT pin is forced low.
The core temperature of the AD5749 exceeds approx-
imately 150°C. If this fault is detected, the TEMP pin is
forced low.
ASYNCHRONOUS CLEAR (CLEAR)
CLEAR is an active high clear that allows the output to be
cleared to either zero-scale or midscale, and is user-selectable
via the CLRSEL pin or the CLRSEL bit of the input shift register,
as described in Table 8. (The clear select feature is a logical
OR function of the CLRSEL pin and the CLRSEL bit). When
the CLEAR signal is returned low, the output returns to its
programmed value or to a new programmed value. A clear
operation can also be performed via the clear command in
the control register.
Table 11. CLRSEL Options
CLRSEL
Output Clear Value
0
Zero scale; for example:
4 mA on the 4 mA to 20 mA range
0 mA on the 0 mA to 24 mA range
1
Midscale; for example:
12 mA on the 4 mA to 20 mA range
12 mA on the 0 mA to 24 mA range
EXTERNAL CURRENT SETTING RESISTOR
part of the voltage-to-current conversion circuitry. The nominal
value of the internal current sense resistor is 15 k. To allow for
overrange capability in current mode, the user can also select
the internal current sense resistor to be 14.7 k, giving a nominal
2% overrange capability. This feature is available in the 0 mA to
24 mA, and 4 mA to 20 mA current ranges.
The stability of the output current value over temperature is
dependent on the stability of the value of RSET. As a method of
improving the stability of the output current over temperature,
an external low drift resistor can be connected to the REXT1
and REXT2 pins of the AD5749, which can be used instead of
the internal resistor. The external resistor is selected via the
input shift register. If the external resistor option is not used,
the REXT1 and REXT2 pins should be left floating.
PROGRAMMABLE OVERRANGE MODES
The AD5749 contains an overrange mode The overranges are
selected by configuring the R3, R2, R1, and R0 bits (or pins)
accordingly.
The overranges are typically 2%. For these ranges, the analog
input remains the same (0 V to 4.096 V).
相关PDF资料 |
PDF描述 |
|---|---|
| NPPC192KFMS-RC | CONN FMALE 38POS DL .1" GOLD SMD |
| 2-1879208-5 | RES 100 OHM 1/16W 0.1% 0402 |
| 0001.2522 | FUSE 630MA 250V 6.3X32 T-LAG |
| 0001.2523 | FUSE 800MA 250V 6.3X32 T-LAG |
| 0001.2524 | FUSE 1A 250V 6.3X32 T-LAG |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD574A | 制造商:AD 制造商全称:Analog Devices 功能描述:Complete 12-Bit A/D Converter |
| AD574AJ | 制造商:AD 制造商全称:Analog Devices 功能描述:Complete 12-Bit A/D Converter |
| AD574AJD | 功能描述:IC ADC 12BIT W/REF 28-CDIP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| AD574AJD/+ | 制造商:Analog Devices 功能描述:ADC SGL SAR 12-BIT PARALLEL 28PIN SBDIP - Rail/Tube 制造商:Rochester Electronics LLC 功能描述:IC, MONO 12-BIT A/D CONV - Bulk |
发布紧急采购，3分钟左右您将得到回复。