参数资料
型号: AD5930YRUZ-REEL7
厂商: Analog Devices Inc
文件页数: 10/28页
文件大小: 0K
描述: IC GEN PROG FREQ BURST 20TSSOP
产品培训模块: Direct Digital Synthesis Tutorial Series (1 of 7): Introduction
Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action
Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter
Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction
Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter
Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator
标准包装: 1,000
分辨率(位): 10 b
主 fclk: 50MHz
调节字宽(位): 24 b
电源电压: 2.3 V ~ 5.5 V
工作温度: -40°C ~ 125°C
安装类型: 表面贴装
封装/外壳: 20-TSSOP(0.173",4.40mm 宽)
供应商设备封装: 20-TSSOP
包装: 带卷 (TR)
AD5930
Data Sheet
Rev. | Page 18 of 28
Table 7. Description of Bits in the Control Register
Bit
Name
Function
D15
to
D12
ADDR
Register address bits.
D11
B24
Two write operations are required to load a complete word into the FSTART register and the Δf register.
When B24 = 1, a complete word is loaded into a frequency register in two consecutive writes. The first write
contains the 12 LSBs of the frequency word and the next write contains the 12 MSBs. Refer to Table 5 for the
appropriate addresses. The write to the destination register occurs after both words have been loaded, so the
register never holds an intermediate value.
When B24 = 0, the 24-bit FSTART /Δf register operates as two 12-bit registers, one containing the 12 MSBs and the
other containing the 12 LSBs. This means that the 12 MSBs of the frequency word can be altered independent of
the 12 LSBs and vice versa. This is useful if the complete 24-bit update is not required. To alter the 12 MSBs or the
12 LSBs, a single write is made to the appropriate register address. Refer to Table 5 for the appropriate addresses.
D10
DAC ENABLE
When DAC ENABLE = 1, the DAC is enabled.
When DAC ENABLE = 0, the DAC is powered down. This saves power and is beneficial when only using the MSB of
the DAC input data (available at the MSBOUT pin).
D9
SINE/TRI
The function of this bit is to control what is available at the IOUT/IOUTB pins.
When SINE/TRI = 1, the SIN ROM is used to convert the phase information into amplitude information resulting in a
sinusoidal signal at the output.
When SINE/TRI = 0, the SIN ROM is bypassed, resulting in a triangular (up-down) output from the DAC.
D8
MSBOUTEN
When MSBOUTEN = 1, the MSBOUT pin is enabled.
When MSBOUTEN = 0, the MSBOUT is disabled (tri-state).
D7
CW/BURST
When CW/BURST = 1, the AD5930 outputs each frequency continuously for the length of time or number of output
waveform cycles specified in the appropriate register, TBURST.
When CW/BURST = 0, the AD5930 bursts each frequency for the length of time/number of cycles specified in the
burst register, TBURST. For the remainder of the time within each increment window (TBURST
tINT), the AD5930
outputs a DC value of midscale. In external increment mode, it is defined by the pulse widths on the CTRL pin.
D6
INT/EXT
BURST
This bit is active when D7 = 0 and is also used in conjunction with D5. When the user is incrementing the frequency
externally (D5 = 1), D6 dictates whether the user is controlling the burst internally or externally.
When INT/EXT BURST = 1, the output burst is controlled externally through the CTRL pin. This is useful if the user is
using an external source to both trigger the frequency increments and determine the burst interval.
When INT/EXT BURST = 0, the output burst is controlled internally. The burst is pre-programmed by the user into
the TBURST register (the burst interval can either be clock-based or for a specified number of output cycles).
When D5 = 0, this bit is ignored.
D5
INT/EXT
INCR
When INT/EXT INCR = 1, the frequency increments are triggered externally through the CTRL pin.
When INT/EXT INCR = 0, the frequency increments are triggered automatically.
D4
MODE
The function of this bit is to control what type of frequency sweep is carried out.
When MODE = 1, the frequency profile is a saw sweep.
When MODE = 0, the frequency profile is a triangular (up-down) sweep.
D3
SYNCSEL
This bit is active when D2 = 1. It is user-selectable to pulse at the end of sweep (EOS) or at each frequency
increment.
When SYNCSEL = 1, the SYNCOP pin outputs a high level at the end of the sweep and returns to zero at the start of
the subsequent sweep.
When SYNCSEL= 0, the SYNCOP outputs a pulse of 4 × TCLOCK only at each frequency increment.
D2
SYNCOUTEN
When SYNCOUTEN= 1, the SYNC output is available at the SYNCOP pin.
When SYNCOUTEN= 0, the SYNCOP pin is disabled (tri-state).
D1
Reserved
This bit must always be set to 1.
D0
Reserved
This bit must always be set to 1.
B
相关PDF资料
PDF描述
AD5932YRUZ-REEL7 IC PROG WAVEFORM GENERAT 16TSSOP
AD5933YRSZ-REEL7 NETWORK ANALYZER 12B 1MSP 16SSOP
AD5934YRSZ IC NTWK ANALYZER 12B 1MSP 16SSOP
AD598JR IC LVDT SGNL COND OSC/REF 20SOIC
AD660BR IC DAC 16BIT MONO W/VREF 24-SOIC
相关代理商/技术参数
参数描述
AD5932 制造商:AD 制造商全称:Analog Devices 功能描述:Programmable Frequency Scan Waveform Generator
AD5932YRUZ 功能描述:IC PROG WAVEFORM GEN SNGL16TSSOP RoHS:是 类别:集成电路 (IC) >> 接口 - 直接数字合成 (DDS) 系列:- 产品变化通告:Product Discontinuance 27/Oct/2011 标准包装:2,500 系列:- 分辨率(位):10 b 主 fclk:25MHz 调节字宽(位):32 b 电源电压:2.97 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-TSSOP(0.173",4.40mm 宽) 供应商设备封装:16-TSSOP 包装:带卷 (TR)
AD5932YRUZ-REEL7 功能描述:IC PROG WAVEFORM GENERAT 16TSSOP RoHS:是 类别:集成电路 (IC) >> 接口 - 直接数字合成 (DDS) 系列:- 产品变化通告:Product Discontinuance 27/Oct/2011 标准包装:2,500 系列:- 分辨率(位):10 b 主 fclk:25MHz 调节字宽(位):32 b 电源电压:2.97 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-TSSOP(0.173",4.40mm 宽) 供应商设备封装:16-TSSOP 包装:带卷 (TR)
AD5933 制造商:AD 制造商全称:Analog Devices 功能描述:1 MSPS 12-Bit Impedance Converter, Network Analyzer
AD5933BRSZ-U1 制造商:Analog Devices 功能描述:CNVRTR NETWORK ANALYZER 16SSOP - Rail/Tube