- 您现在的位置：买卖IC网 > PDF目录1891 > AD5930YRUZ-REEL7 (Analog Devices Inc)IC GEN PROG FREQ BURST 20TSSOP PDF资料下载
参数资料
| 型号： | AD5930YRUZ-REEL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 16/28页 |
| 文件大小： | 0K |
| 描述： | IC GEN PROG FREQ BURST 20TSSOP |
| 产品培训模块： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 标准包装： | 1,000 |
| 分辨率（位）： | 10 b |
| 主 fclk： | 50MHz |
| 调节字宽（位）： | 24 b |
| 电源电压： | 2.3 V ~ 5.5 V |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 20-TSSOP |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
Data Sheet
AD5930
Rev. | Page 23 of 28
AD5930 TO 68HC11/68L11 INTERFACE
Figure 37 shows the serial interface between the AD5930 and
the 68HC11/68L11 controller. The controller is configured as
the master by setting bit MSTR in the SPCR to 1, which
provides a serial clock on SCK while the MOSI output drives
the serial data line SDATA. Since the controller does not have
a dedicated frame sync pin, the FSYNC signal is derived from a
port line (PC7). The setup conditions for correct operation of
the interface are as follows:
1. SCK idles high between write operations (CPOL = 0)
2. Data is valid on the SCK falling edge (CPHA = 1)
When data is being transmitted to the AD5930, the FSYNC line
is taken low (PC7). Serial data from the 68HC11/68L11 is
transmitted in 8-bit bytes with only eight falling clock edges
occurring in the transmit cycle. Data is transmitted MSB first.
In order to load data into the AD5930, PC7 is held low after the
first 8 bits are transferred and a second serial write operation is
performed to the AD5930. Only after the second 8 bits have
been transferred should FSYNC be taken high again.
AD59301
68HC11/68L111
1ADDITIONAL PINS OMITTED FOR CLARITY.
PC7
MOSI
SCK
FSYNC
05333-
039
SDATA
SCLK
Figure 37. 68HC11/68L11 to AD5930 Interface
AD5930 TO 80C51/80L51 INTERFACE
Figure 38 shows the serial interface between the AD5930 and
the 80C51/80L51 controller. The controller is operated in
mode 0 so that TXD of the 80C51/80L51 drives SCLK of the
AD5930, while RXD drives the serial data line SDATA. The
FSYNC signal is again derived from a bit programmable pin on
the port (P3.3 being used in the diagram). When data is to be
transmitted to the AD5930, P3.3 is taken low. The 80C51/80L51
transmits data in 8-bit bytes, thus, only eight falling SCLK edges
occur in each cycle. To load the remaining 8 bits to the AD5930,
P3.3 is held low after the first 8 bits have been transmitted, and
a second write operation is initiated to transmit the second byte
of data. P3.3 is taken high following the completion of the
second write operation. SCLK should idle high between the two
write operations. The 80C51/80L51 outputs the serial data in an
LSB first format. The AD5930 accepts the MSB first (the 4
MSBs being the control information, the next 4 bits being the
address while the 8 LSBs contain the data when writing to a
destination register). Therefore, the transmit routine of the
80C51/80L51 must take this into account and rearrange the bits
so that the MSB is output first.
AD59301
80C51/80L511
1ADDITIONAL PINS OMITTED FOR CLARITY.
P3.3
RXD
TXD
FSYNC
05333-
040
SDATA
SCLK
Figure 38. 80C51/80L51 to AD5930 Interface
AD5930 TO DSP56002 INTERFACE
Figure 39 shows the interface between the AD5930 and the
DSP56002. The DSP56002 is configured for normal mode,
asynchronous operation with a gated internal clock (SYN = 0,
GCK = 1, SCKD = 1). The frame sync pin is generated internally
(SC2 = 1), the transfers are 16 bits wide (WL1 = 1, WL0 = 0), and
the frame sync signal frames the 16 bits (FSL = 0). The frame
sync signal is available on Pin SC2, but needs to be inverted
before being applied to the AD5930. The interface to the
DSP56000/DSP56001 is similar to that of the DSP56002.
AD59301
DSP560021
1ADDITIONAL PINS OMITTED FOR CLARITY.
SC2
STD
SCK
FSYNC
05333-
041
SDATA
SCLK
Figure 39. DSP56002 to AD5930 Interface
B
相关PDF资料 |
PDF描述 |
|---|---|
| AD5932YRUZ-REEL7 | IC PROG WAVEFORM GENERAT 16TSSOP |
| AD5933YRSZ-REEL7 | NETWORK ANALYZER 12B 1MSP 16SSOP |
| AD5934YRSZ | IC NTWK ANALYZER 12B 1MSP 16SSOP |
| AD598JR | IC LVDT SGNL COND OSC/REF 20SOIC |
| AD660BR | IC DAC 16BIT MONO W/VREF 24-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5932 | 制造商:AD 制造商全称:Analog Devices 功能描述:Programmable Frequency Scan Waveform Generator |
| AD5932YRUZ | 功能描述:IC PROG WAVEFORM GEN SNGL16TSSOP RoHS:是 类别:集成电路 (IC) >> 接口 - 直接数字合成 (DDS) 系列:- 产品变化通告:Product Discontinuance 27/Oct/2011 标准包装:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 调节字宽（位）:32 b 电源电压:2.97 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:带卷 (TR) |
| AD5932YRUZ-REEL7 | 功能描述:IC PROG WAVEFORM GENERAT 16TSSOP RoHS:是 类别:集成电路 (IC) >> 接口 - 直接数字合成 (DDS) 系列:- 产品变化通告:Product Discontinuance 27/Oct/2011 标准包装:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 调节字宽（位）:32 b 电源电压:2.97 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:带卷 (TR) |
| AD5933 | 制造商:AD 制造商全称:Analog Devices 功能描述:1 MSPS 12-Bit Impedance Converter, Network Analyzer |
| AD5933BRSZ-U1 | 制造商:Analog Devices 功能描述:CNVRTR NETWORK ANALYZER 16SSOP - Rail/Tube |
发布紧急采购，3分钟左右您将得到回复。