参数资料
型号: AD73311L
厂商: Analog Devices, Inc.
英文描述: Low Cost, Low Power CMOS General Purpose Analog Front End Processor(低成本,低功耗的CMOS通用双模拟前端处理器)
中文描述: 低成本,低功耗CMOS通用模拟前端处理器(低成本,低功耗的的CMOS通用双模拟前端处理器)
文件页数: 9/20页
文件大小: 132K
代理商: AD73311L
AD73311L
–9–
REV. PrA1
09/98
DATA
fb, any active device with nonlinearities will create distortion
products at sum and difference frequencies of mfa ± nfb where
m, n = 0, 1, 2, 3, etc. Intermodulation terms are those for
which neither m nor n are equal to zero. For final testing, the
second order terms include (fa + fb) and (fa – fb), while the
third order terms include (2fa + fb), (2fa – fb), (fa + 2fb) and
(fa – 2fb).
Power Supply Rejection
Power supply rejection measures the susceptibility of a device
to noise on the power supply. Power supply rejection is mea-
sured by modulating the power supply with a sine wave and
measuring the noise at the output (relative to 0 dB).
TECHNCAL
PGA
SC
SNR
SPORT
T HD
VBW
T E RMINOLOGY
Absolute Gain
Absolute gain is a measure of converter gain for a known signal.
Absolute gain is measured (differentially) with a 1 kHz sine
wave at 0 dBm0 for the DAC and with a 1 kHz sine wave at
0 dBm0 for the ADC. T he absolute gain specification is used
for gain tracking error specification.
C rosstalk
Crosstalk is due to coupling of signals from a given channel
to an adjacent channel. It is defined as the ratio of the
amplitude of the coupled signal to the amplitude of the input
signal. Crosstalk is expressed in dB.
Gain T racking E rror
Gain tracking error measures changes in converter output for
different signal levels relative to an absolute signal level. T he
absolute signal level is 0 dBm0 (equal to absolute gain) at 1
kHz for the DAC and 0 dBm0 (equal to absolute gain) at 1
kHz for the ADC. Gain tracking error at 0 dBm0 (ADC) and 0
dBm0 (DAC) is 0 dB by definition.
Group Delay
Group Delay is defined as the derivative of radian phase with
respect to radian frequency, d(f)/df. Group delay is a measure
of average delay of a system as a function of frequency. A linear
system with a constant group delay has a linear phase response.
T he deviation of group delay from a constant indicates the
degree of nonlinear phase response of the system.
Idle C hannel Noise
Idle channel noise is defined as the total signal energy mea-
sured at the output of the device when the input is grounded
(measured in the frequency range 300 Hz–3400 Hz).
Intermodulation Distortion
With inputs consisting of sine waves at two frequencies, fa and
Sample Rate
T he sample rate is the rate at which the ADC updates its
output register and the DAC updates its output from its input
register. It is fixed relative to the DMCLK (= DMCLK /256)
and therefore may only be changed by changing the DMCLK .
SNR+T HD
Signal-to-noise ratio plus harmonic distortion is defined to be
the ratio of the rms value of the measured input signal to the
rms sum of all other spectral components in the frequency
range 300 Hz–3400 Hz, including harmonics but excluding dc.
ABBRE VIAT IONS
ADC
ALB
BW
CRx
Analog-to-Digital Converter.
Analog Loop-Back.
Bandwidth.
A Control Register where
x
is a placeholder for an
alphabetic character (A–E). T here are five read/
write control registers on the AD73311L—desig-
nated CRA through CRE.
A bit position, where
n
is a placeholder for a
numeric character (0–7), within a control register;
where
x
is a placeholder for an alphabetic charac-
ter (A–E). Position 7 represents the MSB and
Position 0 represents the LSB.
Digital-to-Analog Converter.
Digital Loop-Back.
Device (Internal) Master Clock. T his is the
internal master clock resulting from the external
master clock (MCLK ) being divided by the on-
chip master clock divider.
Frame Sync L oop Back—where the SDOFS of
RFS and T FS of the DSP and the SDIFS of
first device in the cascade. Data input and out-
put occur simultaneously. In the case of Non-
FSL B, SDOFS and SDO are connected to the
Rx Port of the DSP while SDIFS and SDI are
connected to the T x Port.
Programmable Gain Amplifier.
Switched Capacitor.
Signal-to-Noise Ratio.
Serial Port.
T otal Harmonic Distortion.
Voice Bandwidth.
CRx:n
DAC
DLB
DMCLK
FSLB
相关PDF资料
PDF描述
AD73311 Low Cost, Low Power CMOS General Purpose Analog Front End Processor(低成本、低功耗、CMOS通用模拟前端处理器)
AD73322LARU Low Cost, Low Power CMOS General-Purpose Dual Analog Front End
AD73322AR Low Cost, Low Power CMOS General-Purpose Dual Analog Front End
AD73322AST Low Cost, Low Power CMOS General-Purpose Dual Analog Front End
AD73322LAR Low Cost, Low Power CMOS General-Purpose Dual Analog Front End
相关代理商/技术参数
参数描述
AD73311LAR 制造商:Analog Devices 功能描述:Audio Codec 1ADC / 1DAC 16-Bit 20-Pin SOIC W 制造商:Rochester Electronics LLC 功能描述:SINGLE-CHANNEL AFE I.C. - Bulk
AD73311LAR-REEL 制造商:Analog Devices 功能描述:Audio Codec 1ADC / 1DAC 16-Bit 20-Pin SOIC W T/R 制造商:Rochester Electronics LLC 功能描述:SINGLE-CHANNEL AFE I.C. - Tape and Reel
AD73311LAR-REEL7 制造商:Analog Devices 功能描述:Audio Codec 1ADC / 1DAC 16-Bit 20-Pin SOIC W T/R 制造商:Rochester Electronics LLC 功能描述:SINGLE-CHANNEL AFE I.C. - Tape and Reel
AD73311LARS 制造商:Analog Devices 功能描述:Audio Codec 1ADC / 1DAC 16-Bit 20-Pin SSOP 制造商:Rochester Electronics LLC 功能描述:SINGLE-CHANNEL AFE I.C. - Bulk 制造商:Analog Devices 功能描述:IC AUDIO CODEC
AD73311LARS-REEL 制造商:Analog Devices 功能描述:Audio Codec 1ADC / 1DAC 16-Bit 20-Pin SSOP T/R