- 您现在的位置：买卖IC网 > PDF目录373897 > AD73311LAR (ANALOG DEVICES INC) Low Cost, Low Power CMOS General Purpose Analog Front End PDF资料下载
参数资料
| 型号： | AD73311LAR |
| 厂商： | ANALOG DEVICES INC |
| 元件分类： | 通信及网络 |
| 英文描述： | Low Cost, Low Power CMOS General Purpose Analog Front End |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PDSO20 |
| 封装： | 0.300 INCH, SOIC-20 |
| 文件页数： | 27/36页 |
| 文件大小： | 382K |
| 代理商： | AD73311LAR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页当前第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
REV. A
AD73311L
–27–
Interrupts
The AD73311L transfers and receives information over the
serial connection from the DSP
’
s SPORT. This occurs following
reset
—
during the initialization phase
—
and in both Data-Mode
and Mixed-Mode. Each transfer of data to or from the DSP can
cause a SPORT interrupt to occur. However, even in FSLB
con
fi
guration where serial transfers in and out of the DSP are
synchronous, it is important to note that Tx and Rx interrupts do
not occur at the same time due to the way that Tx and Rx inter-
rupts are generated internally within the DSP
’
s SPORT. This is
especially important in time-critical control loop applications where
it may be necessary to use Rx interrupts only, as the relative
positioning of the Tx interrupts relative to the Rx interrupts in a
single sample interval are not suitable for quick update of new
DAC positions.
Initialization
Following reset, the AD73311L is in its default condition,
which ensures that the device is in Control Mode and must be
programmed or initialized from the DSP to start conversions. As
communications between AD73311L and the DSP are interrupt
driven, it is usually not practical to embed the initialization codes
into the body of the initialization routine. It is more practical to
put the sequence of initialization codes in a data (or program)
memory buffer and to access this buffer with a pointer that is
updated on each interrupt. If a circular buffer is used, it allows
the interrupt routine to check when the circular buffer pointer
has wrapped around
—
at which point the initialization sequence
is complete.
In FSLB con
fi
gurations, a single control word per codec per
sample period is sent to the AD73311L whereas in nonFSLB, it
is possible to initialize the device in a single sample period provided
the SCLK rate is programmed to a high rate. It is also possible
to use autobuffering, in which case an interrupt is generated when
the entire initialization sequence has been sent to the AD73311L.
Running the AD73311L with ADCs or DACs in Power-Down
The programmability of the AD73311L allows the user flexibility
in choosing which sections of the AD73311L need be powered
up. This allows better matching of the power consumption to the
application requirements as the AD73311L offers an ADC and
a DAC in any combination. The AD73311L always interfaces to
the DSP in a standard way regardless of whether the ADC or
DAC sections are enabled or disabled. Therefore, the DSP will
expect to receive an ADC samples per sample period and to
transmit two DAC samples per sample period. If the ADC is
disabled (in power-down), its sample value will be invalid. Like-
wise, a sample sent to a DAC that is disabled will have no effect.
There are two distinct phases of operation of the AD73311L:
initialization of the device via the control registers, and operation
of the converter sections of each codec. The initialization phase
involves programming the control registers of the AD73311L to
ensure the required operating characteristics such as sampling
rate, serial clock rate, I/O gain, etc. There are several ways in
which the DSP can be programmed to initialize the AD73311L.
These range from hard-coding a sequence of DSP SPORT Tx
register writes with constants used for the initialization words, to
putting the initialization sequence in a circular data buffer and
using an autobuffered transmit sequence.
Hard-coding involves creating a sequence of writes to the DSP
’
s
SPORT Tx buffer which are separated by loops or instructions
that idle and wait for the next Tx interrupt to occur as shown in
the code below.
ax0
= b#1000000100000100;
tx0
= ax0;
idle; {wait for tx register to send current word}
The circular buffer approach can be useful if a long initialization
sequence is required. The list of initialization words is put into
the buffer in the required order.
.VAR/DM/RAM/CIRC
init_cmds[8];
.VAR/DM/RAM stat_flag;
.INIT
init_cmds:
b # 1 0 0 0 0 0 0 1 0 0 0 0 0 1 0 0 ,
b # 1 0 0 0 0 0 1 0 1 1 1 1 1 0 0 1 ,
b # 1 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 ,
b # 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 ,
b # 1 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 ,
b # 1 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 ,
b # 1 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 ,
b # 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 ,
and the DSP program initializes pointers to the top of the buffer
i3 = ^init_cmds; l3 = %init_cmds;
and puts the
fi
rst entry in the DSP
’
s transmit buffer so it is
available at the
fi
rst SDOFS pulse.
ax0 = dm(i3,m1);
tx0 = ax0;
The DSP
’
s transmit interrupt is enabled.
imask = b#0001000000;
At each occurrence of an SDOFS pulse, the DSP
’
s transmit
buffer contents are sent to the SDI pin of the AD73311L. This
also causes a subsequent DSP Tx interrupt which transfers the
initialization word, pointed to by the circular buffer pointer, to
the Tx buffer. The buffer pointer is updated to point to the next
unsent initialization word. When the circular buffer pointer wraps
around, which happens after the last word has been accessed, it
indicates that the initialization phase is complete. This can be
done
“
manually
”
in the DSP using a simple address check or auto-
buffered mode can be used to the complete transfer automatically.
txcdat: ar = dm(stat_flag);
ar = pass ar;
if eq rti;
ena sec_reg;
ax0 = dm (i3, m1);
tx0 = ax0;
ax0 = i3;
ay0 = ^init_cmds;
ar = ax0 - ay0;
if gt rti;
ax0 = 0x00;
dm (stat_flag) = ax0;
rti;
{Codec init sequence}
相关PDF资料 |
PDF描述 |
|---|---|
| AD73311L | Low Cost, Low Power CMOS General Purpose Analog Front End Processor(低成本，低功耗的CMOS通用双模拟前端处理器) |
| AD73311 | Low Cost, Low Power CMOS General Purpose Analog Front End Processor(低成本、低功耗、CMOS通用模拟前端处理器) |
| AD73322LARU | Low Cost, Low Power CMOS General-Purpose Dual Analog Front End |
| AD73322AR | Low Cost, Low Power CMOS General-Purpose Dual Analog Front End |
| AD73322AST | Low Cost, Low Power CMOS General-Purpose Dual Analog Front End |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD73311LAR-REEL | 制造商:Analog Devices 功能描述:Audio Codec 1ADC / 1DAC 16-Bit 20-Pin SOIC W T/R 制造商:Rochester Electronics LLC 功能描述:SINGLE-CHANNEL AFE I.C. - Tape and Reel |
| AD73311LAR-REEL7 | 制造商:Analog Devices 功能描述:Audio Codec 1ADC / 1DAC 16-Bit 20-Pin SOIC W T/R 制造商:Rochester Electronics LLC 功能描述:SINGLE-CHANNEL AFE I.C. - Tape and Reel |
| AD73311LARS | 制造商:Analog Devices 功能描述:Audio Codec 1ADC / 1DAC 16-Bit 20-Pin SSOP 制造商:Rochester Electronics LLC 功能描述:SINGLE-CHANNEL AFE I.C. - Bulk 制造商:Analog Devices 功能描述:IC AUDIO CODEC |
| AD73311LARS-REEL | 制造商:Analog Devices 功能描述:Audio Codec 1ADC / 1DAC 16-Bit 20-Pin SSOP T/R |
| AD73311LARSREEL7 | 制造商:AD 功能描述:New |
发布紧急采购，3分钟左右您将得到回复。