- 您现在的位置：买卖IC网 > PDF目录373897 > AD73460BB-80 (ANALOG DEVICES INC) Six-Input Channel Analog Front End PDF资料下载
参数资料
| 型号： | AD73460BB-80 |
| 厂商： | ANALOG DEVICES INC |
| 元件分类： | 数字信号处理 |
| 英文描述： | Six-Input Channel Analog Front End |
| 中文描述： | 24-BIT, 26 MHz, OTHER DSP, PBGA119 |
| 封装： | PLASTIC, CHIP SCALE, BGA-119 |
| 文件页数： | 14/32页 |
| 文件大小： | 290K |
| 代理商： | AD73460BB-80 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
REV. 0
AD73460
–14–
words to the AFE. In certain configurations, data can be written
to the device to coincide with the output sample being shifted
out of the serial register
—
see section on interfacing devices. The
serial clock rate (CRB:2
–
3) defines how many 16-bit words
can be written to a device before the next output sample event
will happen.
The SPORT2 block diagram, shown in Figure 7, details the
blocks associated with AFE including the eight control registers
(A
–
H), external AMCLK to internal DMCLK divider and serial
clock divider. The divider rates are controlled by the setting of
Control Register B. The AFE features a master clock divider
that allows users the flexibility of dividing externally available
high frequency DSP clocks to generate a lower frequency master
clock internally in the AFE, which may be more suitable for
either serial transfer or sampling rate requirements. The master
clock divider has five divider options (
÷
1 default condition,
÷
2,
÷
3,
÷
4,
÷
5) that are set by loading the master clock divider field
in Register B with the appropriate code (see Table VIII). Once
the internal device master clock (DMCLK) has been set using
the master clock divider, the sample rate and serial clock set-
tings are derived from DMCLK.
MCLK
DIVIDER
AMCLK
(EXTERNAL)
SE
ARESET
SDIFS
SDI
SERIAL PORT
(SPORT)
SERIAL REGISTER
SCLK2
CONTROL
REGISTER
B
CONTROL
REGISTER
C
CONTROL
REGISTER
D
CONTROL
REGISTER
E
CONTROL
REGISTER
A
3
8
8
8
8
8
8
2
DMCLK
(INTERNAL)
SDOFS
SDO
CONTROL
REGISTER
F
CONTROL
REGISTER
G
CONTROL
REGISTER
H
SCLK
DIVIDER
Figure 7. SPORT Block Diagram
SPORT2 can work at four different serial clock (SCLK) rates:
chosen from DMCLK, DMCLK/2, DMCLK/4, or DMCLK/8,
where DMCLK is the internal or device master clock resulting
from the external or pin master clock being divided by the mas-
ter clock divider. Care should be taken when selecting Master
Clock, Serial Clock, and Sample Rate divider settings to ensure
that there is sufficient time to read all the data from the AFE
before the next sample interval.
SPORT Register Maps
There are eight control registers for the AFE, each eight bits
wide. Table VI shows the control register map for the AFE.
The first two control registers, CRA and CRB, are reserved for
controlling SPORT2. They hold settings for parameters such as
bit rate, internal master clock rate, and device count. If multiple
AFEs are cascaded, registers CRA and CRB on both devices
must be programmed with the same setting to ensure correct
operation. The other six registers, CRC through CRH, are used
to hold control settings for the Reference, Power Control, ADC
channel, and PGA sections of the device. It is not necessary that
the contents of CRC through CRH on each AFE are similar.
Control registers are written to on the negative edge of SCLK2.
Master Clock Divider
The AFE features a programmable master clock divider that
allows the user to reduce an externally available master clock, at
pin AMCLK, by one of the ratios 1, 2, 3, 4, or 5 to produce an
internal master clock signal (DMCLK) that is used to calculate
the sampling and serial clock rates. The master clock divider is
programmable by setting CRB:4
–
6. Table III shows the division
ratio corresponding to the various bit settings. The default divider
ratio is divide-by-one.
Table III. DMCLK (Internal) Rate Divider Settings
MCD2
MCD1
MCD0
DMCLK Rate
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
AMCLK
AMCLK/2
AMCLK/3
AMCLK/4
AMCLK/5
AMCLK
AMCLK
AMCLK
Serial Clock Rate Divider
The AFE features a programmable serial clock divider that allows
users to match the serial clock (SCLK2) rate of the data to that
of the DSP. The maximum SCLK2 rate available is DMCLK
and the other available rates are: DMCLK/2, DMCLK/4 and
DMCLK/8. The slowest rate (DMCLK/8) is the default SCLK2
rate. The serial clock divider is programmable by setting bits
CRB:2
–
3. Table IV shows the serial clock rate corresponding to
the various bit settings.
Table IV. SCLK Rate Divider Settings
SCD1
SCD0
SCLK2 Rate
0
0
1
1
0
1
0
1
DMCLK/8
DMCLK/4
DMCLK/2
DMCLK
Decimation Rate Divider
The AFE features a programmable decimation rate divider that
allows users flexibility in matching the AFE
’
s ADC sample rates
to the needs of the DSP software. The maximum sample rate
available is DMCLK/256 and the other available rates are:
DMCLK/512, DMCLK/1024 and DMCLK/2048. The slowest
rate (DMCLK/2048) is the default sample rate. The sample rate
divider is programmable by setting bits CRB:0
–
1. Table V shows
the sample rate corresponding to the various bit settings.
Table V. Decimation Rate Divider Settings
DR1
DR0
Sample Rate
0
0
1
1
0
1
0
1
DMCLK/2048
DMCLK/1024
DMCLK/512
DMCLK/256
相关PDF资料 |
PDF描述 |
|---|---|
| AD73460 | Six-Input Channel Analog Front End |
| AD73460BB-40 | Six-Input Channel Analog Front End |
| AD7346B | 2 Pair/1 Pair ETSI Compatible HDSL Analog Front End |
| AD5011 | M5100-033-0008 |
| AD5011B | 2 Pair/1 Pair ETSI Compatible HDSL Analog Front End |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7346ASTZ | 制造商:Analog Devices 功能描述: |
| AD7346ASTZ-RL | 功能描述:IC ANALOG FRONT END 制造商:analog devices inc. 系列:* 零件状态:上次购买时间 标准包装:1 |
| AD7346B | 制造商:AD 制造商全称:Analog Devices 功能描述:2 Pair/1 Pair ETSI Compatible HDSL Analog Front End |
| AD734AN | 功能描述:IC MULTIPLIER/DIVIDER 14-DIP RoHS:否 类别:集成电路 (IC) >> 线性 - 模拟乘法器，除法器 系列:- 标准包装:25 系列:HA 功能:模拟乘法器 位元/级数:四象限 封装/外壳:16-CDIP（0.300"，7.62mm） 供应商设备封装:16-CDIP 侧面铜焊 包装:管件 |
| AD734ANZ | 功能描述:IC MULT/DIV 4-QUADRANT 14-DIP RoHS:是 类别:集成电路 (IC) >> 线性 - 模拟乘法器，除法器 系列:- 标准包装:25 系列:HA 功能:模拟乘法器 位元/级数:四象限 封装/外壳:16-CDIP（0.300"，7.62mm） 供应商设备封装:16-CDIP 侧面铜焊 包装:管件 |
发布紧急采购，3分钟左右您将得到回复。