- 您现在的位置：买卖IC网 > PDF目录10300 > AD7707BRZ-REEL (Analog Devices Inc)IC ADC 16BIT 3CHAN 20SOIC PDF资料下载
参数资料
| 型号： | AD7707BRZ-REEL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 25/52页 |
| 文件大小： | 0K |
| 描述： | IC ADC 16BIT 3CHAN 20SOIC |
| 标准包装： | 1,000 |
| 位数： | 16 |
| 采样率（每秒）： | 500 |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 1mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 20-SOIC W |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 1 个单端，单极；1 个单端，双极；2 个伪差分，单极；2 个伪差分，双极 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页当前第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页
AD7707
Rev. B | Page 31 of 52
MD0 bits in the setup register return to 0, 0. This gives the
earliest indication that the calibration sequence is complete. The
DRDY line goes high when calibration is initiated and does not
return low until there is a valid new word in the data register.
The duration time from the calibration command being issued
to DRDY going low is 4 × 1/output rate as the part performs a
normal conversion on the analog input voltage before DRDY
goes low. If DRDY is low before (or goes low during) the
calibration command write to the setup register, it may take up
to one modulator cycle (MCLK IN/128) before DRDY goes
high to indicate that calibration is in progress. Therefore, DRDY
should be ignored for up to one modulator cycle after the last
bit is written to the setup register in the calibration command.
In the unipolar mode, the system calibration is performed between
the two endpoints of the transfer function; in the bipolar mode,
it is performed between midscale (zero differential voltage) and
positive full scale.
The fact that the system calibration is a two-step calibration offers
another feature. After the sequence of a full system calibration
has been completed, additional offset or gain calibrations can
be performed by themselves to adjust the system zero reference
point or the system gain. Calibrating one of the parameters,
either system offset or system gain, does not affect the other
parameter.
System calibration can also be used to remove any errors from
source impedances on the analog input when the part is used in
unbuffered mode. A simple R, C antialiasing filter on the front
end may introduce a gain error on the analog input voltage, but
the system calibration can be used to remove this error.
SPAN AND OFFSET LIMITS ON THE LOW LEVEL
INPUT CHANNELS, AIN1 AND AIN2
Whenever a system calibration mode is used, there are limits on
the amount of offset and span that can be accommodated. The
overriding requirement in determining the amount of offset
and gain that can be accommodated by the part is the require-
ment that the positive full-scale calibration limit is <1.05 ×
VREF/gain. This allows the input range to go 5% above the
nominal range. The built-in headroom in the AD7707’s analog
modulator ensures that the part will still operate correctly with a
positive full-scale voltage that is 5% beyond the nominal.
The input span in both the unipolar and bipolar modes has a
minimum value of 0.8 × VREF/gain and a maximum value of 2.1
× VREF/gain. However, the span (which is the difference between
the bottom of the AD7707’s input range and the top of its input
range) has to take into account the limitation on the positive
full-scale voltage. The amount of offset that can be accommo-
dated depends on whether the unipolar or bipolar mode is
being used. Once again, the offset has to take into account the
limitation on the positive full-scale voltage. In unipolar mode,
there is considerable flexibility in handling negative offsets. In
both unipolar and bipolar modes, the range of positive offsets
that can be handled by the part depends on the selected span.
Therefore, in determining the limits for system zero-scale and
full-scale calibrations, the user must ensure that the offset range
plus the span range does exceed 1.05 × VREF/gain. This is best
illustrated with the following examples.
If the part is used in unipolar mode with a required span of 0.8 ×
VREF/gain, the offset range the system calibration can handle is
from 1.05 × VREF/gain to +0.25 × VREF/gain. If the part is used
in unipolar mode with a required span of VREF/gain, the offset
range the system calibration can handle is from 1.05 × VREF/gain
to +0.05 × VREF/gain. Similarly, if the part is used in unipolar
mode and required to remove an offset of 0.2 × VREF/gain, the
span range the system calibration can handle is 0.85 × VREF/gain.
AD7707 LOW LEVEL
INPUT CHANNEL
INPUT RANGE
(0.8 × VREF/GAIN TO
2.1 × VREF/GAIN)
UPPER LIMIT ON
AD7707 INPUT VOLTAGE
NOMINAL ZERO-
SCALE POINT
OFFSET CALIBRATIONS MOVE
INPUT RANGE UP OR DOWN
LOWER LIMIT ON
AD7707 INPUT VOLTAGE
–1.05 × VREF/GAIN
0V DIFFERENTIAL
GAIN CALIBRATIONS EXPAND
OR CONTRACT THE
AD7707 INPUT RANGE
1.05 × VREF/GAIN
08
69
1-
0
17
Figure 17. Span and Offset Limits for Low Level Input Channels,
AIN1 and AIN2
If the part is used in bipolar mode with a required span of
±0.4 × VREF/gain, the offset range the system calibration can
handle is from –0.65 × VREF/gain to +0.65 × VREF/gain. If the
part is used in bipolar mode with a required span of ±VREF/gain,
then the offset range that the system calibration can handle is
from 0.05 × VREF/gain to +0.05 × VREF/gain. Similarly, if the
part is used in bipolar mode and required to remove an offset of
±0.2 × VREF/gain, the span range the system calibration can handle
the span and offset limits for the low level input channels.
SPAN AND OFFSET LIMITS ON THE HIGH LEVEL
INPUT CHANNEL AIN3
The exact same reasoning
for low level input channels can
applied to the high level input channel. When using the high
level channel, the attenuator provides an attenuation factor of 8.
All span and offset limits should be multiplied by a factor of 8.
Therefore, the range of input span in both the unipolar and
bipolar modes has a minimum value of 6.4 × VREF/gain and a
maximum value of 16.8 × VREF/gain. The offset range plus the
span range cannot exceed 8.4 × VREF/gain.
相关PDF资料 |
PDF描述 |
|---|---|
| MS27468T25B46B | CONN HSG RCPT 46POS JAMNUT SCKT |
| LTC2366CS6#TRPBF | IC ADC 12BIT 3MSPS TSOT23-6 |
| LTC1404IS8#PBF | IC A/D CONV 12BIT W/SHTDN 8-SOIC |
| MS27468E25B46B | CONN HSG RCPT 46POS JAMNUT SCKT |
| LTC1404IS8 | IC A/D CONV 12BIT W/SHTDN 8-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7707BRZ-REEL7 | 功能描述:IC ADC 16BIT 3CHAN 20SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| AD7707EB | 制造商:AD 制造商全称:Analog Devices 功能描述:3 V/5 V 610 V Input Range 1 mW 3-Channel 16-Bit Sigma-Delta ADC(316.51 k) |
| AD7708 | 制造商:AD 制造商全称:Analog Devices 功能描述:8-/10-Channel, Low Voltage, Low Power, ADCs |
| AD7708BR | 功能描述:IC ADC 16BIT R-R 8/10CH 28-SOIC RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| AD7708BR-REEL | 功能描述:IC ADC 16BIT R-R 8/10CH 28-SOIC RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
发布紧急采购，3分钟左右您将得到回复。